We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
小弟是做硬件FPGA&IC开发的,工作主要用的是Verilog和SystemVerilog这两门硬件语言。平时学习总结的时候也会把代码片段放到博客里,但是由于硬件语言一直比较冷门,语法高亮支持性不太好,阅读起来有点难受。希望能够增加一下语法支持,谢谢。
The text was updated successfully, but these errors were encountered:
@Hotalos 请问你用的哪一款主题?
Sorry, something went wrong.
用的是寒山主题
我已经帮你把 issue 转到了寒山主题的仓库,可以和 @hshanx 讨论下。
好的谢谢
✨ Feat: feat: 更多的代码语法高亮支持 #79
064e399
xzhuz
No branches or pull requests
小弟是做硬件FPGA&IC开发的,工作主要用的是Verilog和SystemVerilog这两门硬件语言。平时学习总结的时候也会把代码片段放到博客里,但是由于硬件语言一直比较冷门,语法高亮支持性不太好,阅读起来有点难受。希望能够增加一下语法支持,谢谢。
The text was updated successfully, but these errors were encountered: