Skip to content
View hsieh672's full-sized avatar

Block or report hsieh672

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. SNN-Accelerator SNN-Accelerator Public

    A three-layer LIF neuron SNN accelerator. The first layer is the input layer and has 784 neurons, that receive the encoded spikes. The second layer is the hidden layer and has 100 neurons; the last…

    Verilog 9 1

  2. QR-Based-MIMO-Detector QR-Based-MIMO-Detector Public

    2x2 and 4x4 MIMO detectors using QR-based approach and implementing the hardware architecture using FPGA synthesis.

    Verilog 3 1

  3. HeartRate-Tracking HeartRate-Tracking Public

    The PPG signal is collected at the wrist by a watch. There are three types of noise that need to be eliminated. The format of data: A: PPG-G(7.5x10^-7 = uA), B: ACC-X, C: ACC-Y, D: ACC-Z.

    MATLAB 2

  4. Detection-of-Voice-Pathology Detection-of-Voice-Pathology Public

    KNN (K-Nearest Neighbors) algorithm can be used for vocal cord disorders by analyzing the acoustic properties of voice signals.

    MATLAB 1

  5. Google-HPS-Smart-Digitized-Bus Google-HPS-Smart-Digitized-Bus Public

    A system that allows people with limited mobility to communicate with drivers at bus stop signs.

    Python

  6. Pipeline-FIR-Filter-Hardware-Design Pipeline-FIR-Filter-Hardware-Design Public

    In order to reduce the critical path delay, add pipeline to the FIR low-pass filter and used the minimum number of taps to achieve an allowed deviation < -40 dB

    Verilog