Skip to content

[SYCL] Refactor FPGA Memory Attributes Validation for Clarity and and Efficiency #7307

[SYCL] Refactor FPGA Memory Attributes Validation for Clarity and and Efficiency

[SYCL] Refactor FPGA Memory Attributes Validation for Clarity and and Efficiency #7307

Triggered via pull request July 13, 2024 23:25
Status Success
Total duration 5m 4s
Artifacts 1

pr-code-format.yml

on: pull_request
Fit to window
Zoom out
Zoom in

Artifacts

Produced during runtime
Name Size
workflow-args Expired
135 Bytes