Skip to content

[SYCL] Refactor of two FPGA function attributes #3274

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 7 commits into from
Mar 2, 2021

Conversation

smanna12
Copy link
Contributor

@smanna12 smanna12 commented Mar 1, 2021

This patch

  1. refactors two function attributes:
    [[intel::no_global_work_offset()]] and [[intel::scheduler_target_fmax_mhz()]]
    using [SYCL] Refactor the way we handle duplicate attribute logic #3224 as a template to better fit for community standards.
  2. refactors the way we handle duplicate attributes on a given declaration.
  3. handles redeclarations or template instantiations properly.
  4. adds test

Signed-off-by: Soumi Manna soumi.manna@intel.com

This patch

1. refactors two function attributes:
   [[intel::no_global_work_offset()]] and [[intel::scheduler_target_fmax_mhz()]]
   using intel#3224 as a template to better fit for community standards.
2. refactors the way we handle duplicate attributes on a given declaration.
3. handles redeclarations or template instantiations properly.
4. adds test

Signed-off-by: Soumi Manna <soumi.manna@intel.com>
Signed-off-by: Soumi Manna <soumi.manna@intel.com>
Signed-off-by: Soumi Manna <soumi.manna@intel.com>
Signed-off-by: Soumi Manna <soumi.manna@intel.com>
Signed-off-by: Soumi Manna <soumi.manna@intel.com>
Signed-off-by: Soumi Manna <soumi.manna@intel.com>
@smanna12 smanna12 requested a review from AaronBallman March 1, 2021 07:37
Copy link
Contributor

@AaronBallman AaronBallman left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

LGTM!

@smanna12
Copy link
Contributor Author

smanna12 commented Mar 1, 2021

LGTM!

Thanks Aaron for the reviews.

@smanna12 smanna12 marked this pull request as ready for review March 1, 2021 13:24
@smanna12
Copy link
Contributor Author

smanna12 commented Mar 1, 2021

Thanks @elizabethandrews for the reviews.

@romanovvlad romanovvlad merged commit 43ca44a into intel:sycl Mar 2, 2021
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

4 participants