Skip to content

[SYCL] Increase max _BitInt size in FPGA to 4096 #6376

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom
Merged
pvchupin merged 1 commit into from
Jun 30, 2022
Merged

[SYCL] Increase max _BitInt size in FPGA to 4096 #6376

pvchupin merged 1 commit into from
Jun 30, 2022

Conversation

@premanandrao
Copy link
Contributor

@premanandrao premanandrao commented Jun 30, 2022

The FPGA backend is able to support a max _BitInt size of 4096. This change raises it
from the previous max of 2048 and adjusts tests accordingly.

@premanandrao
[SYCL] Increase max _Bitint size in fpgs to 4096
d42a150 
The FPGA backend is able to support (and needs) a max _Bitint size
of 4096.  This change raises it from the previous max of 2048 and
adjusts tests accordingly.
@premanandrao premanandrao requested a review from a team as a code owner June 30, 2022 08:30
@pvchupin pvchupin merged commit 3f06cad into intel:sycl Jun 30, 2022
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Reviewers

@elizabethandrews elizabethandrews elizabethandrews approved these changes

+2 more reviewers

@erichkeane erichkeane erichkeane approved these changes

@smanna12 smanna12 smanna12 approved these changes

Reviewers whose approvals may not affect merge requirements

Assignees

No one assigned

Labels

None yet

Projects

None yet

Milestone

No milestone

Development

Successfully merging this pull request may close these issues.

5 participants

@premanandrao @erichkeane @elizabethandrews @smanna12 @pvchupin