Skip to content
View jiangshangyuhai's full-sized avatar

Block or report jiangshangyuhai

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. riscv-mcu riscv-mcu Public

    Forked from renyangang/riscv-mcu

    This project utilizes the Digital circuit simulation software,to build a CPU that supports a simple instruction set and simple peripheral circuit simulation. The goal is to support system boot, sta…

    Verilog 1

  2. VD100_2023.2 VD100_2023.2 Public

    Forked from alinxalinx/VD100_2023.2

    The VD100 development board is based on the Xilinx Versal AI Edge series chip xcve2302 and is designed with a core board and a bottom board.

    HTML 1

  3. FPGA-FOC FPGA-FOC Public

    Forked from WangXuan95/FPGA-FOC

    An FPGA-based Field Oriented Control (FOC) for driving BLDC/PMSM motor. 基于FPGA的FOC控制器,用于驱动BLDC/PMSM电机。

    Verilog

  4. FPGA-USB-Device FPGA-USB-Device Public

    Forked from WangXuan95/FPGA-USB-Device

    An FPGA-based USB full-speed device core to implement USB-serial, USB-camera, USB-audio, USB-hid, etc. It requires only 3 FPGA common IOs rather than additional chips. 基于FPGA的USB full-speed device端…

    Verilog

  5. verilog-ethernet verilog-ethernet Public

    Forked from alexforencich/verilog-ethernet

    Verilog Ethernet components for FPGA implementation

    Verilog

  6. verilog-pcie verilog-pcie Public

    Forked from alexforencich/verilog-pcie

    Verilog PCI express components

    Verilog