Skip to content
View jimmysitu's full-sized avatar
  • ZHAOXIN, JMST
  • 1KHujLT4AzQwQKSLEUSbcergqv7fMnQNXA

Block or report jimmysitu

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. verilog-sim-benchmarks verilog-sim-benchmarks Public

    Verilog Simulator Benchmarks, a fork from verilator website

    C 6

  2. espresso2verilog espresso2verilog Public

    Simplify logic and translate to verilog

    C 4 1

  3. vtags vtags Public

    Verdi like, verilog code signal trace and show hierarchy script

    Python 19 2

  4. msfinance msfinance Public

    msfinance offers Pythonic way to download market data from morningstar.com

    Python 8 2