I was team lead for a final class project to build a digital clock using a Xilinx CPLD.
We brainstormed an original design, purchased our components, wrote our code in VHDL, and 3D printed a case.
forked from cstealth/FinalDisplay
-
Notifications
You must be signed in to change notification settings - Fork 0
josephxwang/cpld-digital-clock
About
VHDL code for digital clock built using a Xilinx CPLD
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published
Languages
- VHDL 55.9%
- HTML 44.1%