Skip to content
View kagandikmen's full-sized avatar

Highlights

  • Pro

Block or report kagandikmen

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. clairvoyant clairvoyant Public

    See beyond reality: Image super-resolution carved into silicon (FPGA Ignite 2024)

    VHDL

  2. TPU.sv TPU.sv Public

    Google TPU rebuilt in SystemVerilog: Anatomy of a powerhouse

    SystemVerilog 2

  3. Single-Cycle-RISCV-CPU Single-Cycle-RISCV-CPU Public

    Educational single-cycle CPU based on RISC-V ISA (RV32I)

    Verilog

  4. luftALU luftALU Public

    Parametrisable RV32I ALU mainly thought to be used as a submodule in bigger projects

    Verilog

  5. Pick-a-Res Pick-a-Res Public

    Pick a commercially available resistor pair for your voltage divider in seconds!

    Python

  6. challenge-F challenge-F Public

    Snapshots from my FPGA work

    C