Student of B. Sc. Electrical Engineering at Technical University of Munich
- Munich
- in/kagan-dikmen
Highlights
- Pro
Pinned Loading
-
clairvoyant
clairvoyant PublicSee beyond reality: Image super-resolution carved into silicon (FPGA Ignite 2024)
VHDL
-
Single-Cycle-RISCV-CPU
Single-Cycle-RISCV-CPU PublicEducational single-cycle CPU based on RISC-V ISA (RV32I)
Verilog
-
luftALU
luftALU PublicParametrisable RV32I ALU mainly thought to be used as a submodule in bigger projects
Verilog
-
Pick-a-Res
Pick-a-Res PublicPick a commercially available resistor pair for your voltage divider in seconds!
Python
-
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.