Skip to content

Fixed ROR opcodes in the csv files #8

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
jborza wants to merge 2 commits into
base: master
Choose a base branch
from
Open

Fixed ROR opcodes in the csv files #8

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
2 commits
Select commit Hold shift + click to select a range
7c2e290
fixed opcodes for ROR (absolute and absolute x indexed)
jborza May 7, 2019
803205b
Fixed ROR opcodes
jborza May 7, 2019
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
4 changes: 2 additions & 2 deletions 6502Disassembler/6502ops.csv
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -147,8 +147,8 @@ opcode,mnemonic,addressing mode,bytes,cycles,flags
0x6a,ROR,ACC,1,2,CZidbvN
0x66,ROR,ZP,2,5,CZidbvN
0x76,ROR,ZPX,2,6,CZidbvN
0x7e,ROR,ABS,3,6,CZidbvN
0x6e,ROR,ABSX,3,7,CZidbvN
0x6e,ROR,ABS,3,6,CZidbvN
0x7e,ROR,ABSX,3,7,CZidbvN

0xe9,SBC,IMM,2,2,CZidbVN
0xe5,SBC,ZP,2,3,CZidbVN
Expand Down
4 changes: 2 additions & 2 deletions 6502Disassembler/65C02ops.csv
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -198,8 +198,8 @@ opcode,mnemonic,addressing mode,bytes,cycles,flags
0x6a,ROR,ACC,1,2,CZidbvN
0x66,ROR,ZP,2,5,CZidbvN
0x76,ROR,ZPX,2,6,CZidbvN
0x7e,ROR,ABS,3,6,CZidbvN
0x6e,ROR,ABSX,3,6/7,CZidbvN
0x6e,ROR,ABS,3,6,CZidbvN
0x7e,ROR,ABSX,3,6/7,CZidbvN

0xe9,SBC,IMM,2,2,CZidbVN
0xe5,SBC,ZP,2,3,CZidbVN
Expand Down