Skip to content
Merged
Show file tree
Hide file tree
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
2 changes: 2 additions & 0 deletions clang/include/clang/CIR/Dialect/IR/CIROps.td
Original file line number Diff line number Diff line change
Expand Up @@ -4933,6 +4933,8 @@ def PtrMaskOp : CIR_Op<"ptr_mask", [AllTypesMatch<["ptr", "result"]>]> {
let assemblyFormat = [{
`(` $ptr `,` $mask `:` type($mask) `)` `:` qualified(type($result)) attr-dict
}];

let llvmOp = "PtrMaskOp";
}

//===----------------------------------------------------------------------===//
Expand Down
Original file line number Diff line number Diff line change
Expand Up @@ -43,9 +43,11 @@ mlir::Value emitRoundPointerUpToAlignment(cir::CIRBaseBuilderTy &builder,
mlir::Value roundUp = builder.createPtrStride(
loc, builder.createPtrBitcast(ptr, builder.getUIntNTy(8)),
builder.getUnsignedInt(loc, alignment - 1, /*width=*/32));
auto dataLayout = mlir::DataLayout::closest(roundUp.getDefiningOp());
return builder.create<cir::PtrMaskOp>(
loc, roundUp.getType(), roundUp,
builder.getSignedInt(loc, -(signed)alignment, /*width=*/32));
builder.getSignedInt(loc, -(signed)alignment,
dataLayout.getTypeSizeInBits(roundUp.getType())));
}

mlir::Type useFirstFieldIfTransparentUnion(mlir::Type Ty) {
Expand Down
27 changes: 0 additions & 27 deletions clang/lib/CIR/Lowering/DirectToLLVM/LowerToLLVM.cpp
Original file line number Diff line number Diff line change
Expand Up @@ -4214,32 +4214,6 @@ mlir::LogicalResult CIRToLLVMAbsOpLowering::matchAndRewrite(
return mlir::success();
}

mlir::LogicalResult CIRToLLVMPtrMaskOpLowering::matchAndRewrite(
cir::PtrMaskOp op, OpAdaptor adaptor,
mlir::ConversionPatternRewriter &rewriter) const {
// FIXME: We'd better to lower to mlir::LLVM::PtrMaskOp if it exists.
// So we have to make it manually here by following:
// https://llvm.org/docs/LangRef.html#llvm-ptrmask-intrinsic
auto loc = op.getLoc();
auto mask = op.getMask();

auto moduleOp = op->getParentOfType<mlir::ModuleOp>();
mlir::DataLayout layout(moduleOp);
auto iPtrIdxValue = layout.getTypeSizeInBits(mask.getType());
auto iPtrIdx = mlir::IntegerType::get(moduleOp->getContext(), iPtrIdxValue);

auto intPtr = rewriter.create<mlir::LLVM::PtrToIntOp>(
loc, iPtrIdx, adaptor.getPtr()); // this may truncate
mlir::Value masked =
rewriter.create<mlir::LLVM::AndOp>(loc, intPtr, adaptor.getMask());
mlir::Value diff = rewriter.create<mlir::LLVM::SubOp>(loc, intPtr, masked);
rewriter.replaceOpWithNewOp<mlir::LLVM::GEPOp>(
op, getTypeConverter()->convertType(op.getType()),
mlir::IntegerType::get(moduleOp->getContext(), 8), adaptor.getPtr(),
diff);
return mlir::success();
}

mlir::LogicalResult CIRToLLVMSignBitOpLowering::matchAndRewrite(
cir::SignBitOp op, OpAdaptor adaptor,
mlir::ConversionPatternRewriter &rewriter) const {
Expand Down Expand Up @@ -4372,7 +4346,6 @@ void populateCIRToLLVMConversionPatterns(
CIRToLLVMObjSizeOpLowering,
CIRToLLVMPrefetchOpLowering,
CIRToLLVMPtrDiffOpLowering,
CIRToLLVMPtrMaskOpLowering,
CIRToLLVMResumeOpLowering,
CIRToLLVMReturnAddrOpLowering,
CIRToLLVMRotateOpLowering,
Expand Down
5 changes: 1 addition & 4 deletions clang/test/CIR/Lowering/var-arg-x86_64.c
Original file line number Diff line number Diff line change
Expand Up @@ -95,10 +95,7 @@ long double f2(int n, ...) {
// CHECK: [[OVERFLOW_AREA:%.+]] = load ptr, ptr [[OVERFLOW_AREA_P]]
// Ptr Mask Operations
// CHECK: [[OVERFLOW_AREA_OFFSET_ALIGNED:%.+]] = getelementptr i8, ptr [[OVERFLOW_AREA]], i64 15
// CHECK: [[OVERFLOW_AREA_OFFSET_ALIGNED_P:%.+]] = ptrtoint ptr [[OVERFLOW_AREA_OFFSET_ALIGNED]] to i32
// CHECK: [[MASKED:%.+]] = and i32 [[OVERFLOW_AREA_OFFSET_ALIGNED_P]], -16
// CHECK: [[DIFF:%.+]] = sub i32 [[OVERFLOW_AREA_OFFSET_ALIGNED_P]], [[MASKED]]
// CHECK: [[PTR_MASKED:%.+]] = getelementptr i8, ptr [[OVERFLOW_AREA_OFFSET_ALIGNED]], i32 [[DIFF]]
// CHECK: [[PTR_MASKED:%.+]] = call ptr @llvm.ptrmask.{{.*}}.[[PTR_SIZE_INT:.*]](ptr [[OVERFLOW_AREA_OFFSET_ALIGNED]], [[PTR_SIZE_INT]] -16)
// CHECK: [[OVERFLOW_AREA_NEXT:%.+]] = getelementptr i8, ptr [[PTR_MASKED]], i64 16
// CHECK: store ptr [[OVERFLOW_AREA_NEXT]], ptr [[OVERFLOW_AREA_P]]
// CHECK: [[VALUE:%.+]] = load x86_fp80, ptr [[PTR_MASKED]]
Expand Down
Loading