Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Xtensa patches on top of release/9.x (Do not merge, PR created for easier review only) #109

Closed
wants to merge 21 commits into from

Conversation

igrr
Copy link

@igrr igrr commented Jan 24, 2020

No description provided.

andreisfr and others added 21 commits January 17, 2020 15:25
Modify ELFYAML to support Xtensa, added simple test with Xtensa object file in YAML format.
…ke Xtensa.td,

XtensaInstrInfo.td etc. Currently add just part of Core Instructions like ALU,

processor control, memory barrier and some move instructions. Add

instructions formats and basic registers.
…d relocations

and fixups support in object files generation. Modify tests to support

new instructions. Add tests for relocations and fixups.
Add Windowed Register instructions and Code Density instructions.
Add base FP and Boolean instructions
… (modify clang and llvm).

Added new instructions, object code generation, etc.
@igrr igrr closed this Jan 24, 2020
@igrr
Copy link
Author

igrr commented Jan 24, 2020

Apologies, wrong repo.

@repo-lockdown
Copy link

repo-lockdown bot commented Jan 24, 2020

This repository does not accept pull requests. Please follow http://llvm.org/docs/Contributing.html#how-to-submit-a-patch for contribution to LLVM.

@repo-lockdown repo-lockdown bot locked and limited conversation to collaborators Jan 24, 2020
Sign up for free to subscribe to this conversation on GitHub. Already have an account? Sign in.
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

3 participants