Skip to content

Releases: lowRISC/hyperdebug-firmware

20250131_01

31 Jan 21:12
Compare
Choose a tag to compare
Update EC commit, fix crashing firmware

Another recently introduced bug could cause HyperDebug firmware to crash
upon setting of QSPI clock speed.  It was introduced as part of the
support for runtime changes to core clock frequency, in order to support
48MHz clock generation by HyperDebug.

Relevant CLs:
d090a07063 chip/stm32: Avoid stuck UART to USB forwarding
b3c959b5c5 board/hyperdebug: Avoid clobbering CCR_CFGR register

jbk_20250129_01

30 Jan 05:21
Compare
Choose a tag to compare
Experimental: Watchdog crash reports

Adding experimental code to record register contents on watchdog
timeout.  Allowing it to be fetched after reboot.

20250129_01

29 Jan 15:50
Compare
Choose a tag to compare
Update EC commit, bugfix for old issue

It turns out that HyperDebug firmware never used the fully correct
procedure for switching to fast clock frequency, failing to wait for
core power rail to stabilize at higher voltage, before switching the
clock source.

This resulted in undefined behavior on startup.  By accident/chance we
have not seen any advese effects until the last batch of changes, which
seems to randomly have triggered an isue.

765b8a9d2b chip/stm32: Wait for core voltage to stabilize on STM32L4/5

20250116_01

17 Jan 04:48
Compare
Choose a tag to compare
Update EC commit, support 48Mhz clock generation, and bugfixes

Add ability to change HyperDebug core clock frequency.  Choosing 96 MHz
will allow any PWM capable pin to produce a 48 MHz clock suitable for
driving a NuvoTitan chip.  (CN10.31 is the only pin that can output 96
MHz.)

Also included are a few bugfixes to HyperDebug polling the "GSC ready"
signal when passing through TPM operations.

Relevant CLs:
6e9f274d2c board/hyperdebug: Improve GSC ready pulse detection
843d7ee9a6 board/hyperdebug: Expect GSC ready pulse after transaction
1b9f351528 board/hyperdebug: Properly set system timer tick rate
3962928140 board/hyperdebug: Allow runtime changes to system clock
821e9349d2 chip/stm32: Consolidate clock enums
e7f8842e93 chip/stm32: Rename STM32_HSE_CLOCK to CONFIG_STM32_CLOCK_HSE_HZ
a8fc0258fe board/hyperdebug: Fast clock output on CN10.31
6265770002 board/hyperdebug: Add support for PWM via low power timers
195271c11d board/hyperdebug: Refactor PWM
fbf583383f board/hyperdebug: Fix off-by-one and rounding errors

20241211_02

11 Dec 23:41
Compare
Choose a tag to compare
Remove WORKSPACE dependency style

This reduces maintenence burden.

The ARM toolchain was not working entirely correctly in the `WORKSPACE`
configuration either for unknown reasons.

Signed-off-by: James Wainwright <james.wainwright@lowrisc.org>

20241206_01

06 Dec 22:41
Compare
Choose a tag to compare

What's Changed

  • Update EC commit, TPM feature, UART optimization, fixes by @jesultra in #28
  • Adapt to Makefile changes in ChromeOS EC repository by @jesultra in #29

Full Changelog: 20240621_01...20241206_01

20240621_01

21 Jun 23:00
Compare
Choose a tag to compare

What's Changed

  • Update EC commit, fix for ADC calibration by @jesultra in #26

Full Changelog: 20240607_01...20240621_01

20240607_01

07 Jun 22:13
Compare
Choose a tag to compare

What's Changed

  • Update EC commit, improvements to bitbanging by @jesultra in #25

Full Changelog: 20240529_01...20240607_01

20240529_01

29 May 20:31
Compare
Choose a tag to compare

What's Changed

Full Changelog: 20240510_01...20240529_01

20240510_01

10 May 16:35
Compare
Choose a tag to compare

What's Changed

  • Update EC commit, advanced bit-banging by @jesultra in #23

Full Changelog: 20240501_01...20240510_01