LDPC_Dec VLSI implementation of QC-LDPC decoder using min-sum algorithm ○ Full parallel architecture ○ Parallel CNU/VNU design ○ Parameterized modules in Verilog RTL