VLSI implementation of QC-LDPC decoder using min-sum algorithm
○ Full parallel architecture
○ Parallel CNU/VNU design
○ Parameterized modules in Verilog RTL
-
Notifications
You must be signed in to change notification settings - Fork 3
matlinsas/LDPC_Dec
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
No description, website, or topics provided.
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published