A Tic-Tac-Toe implementation using Hardware Definition Language (Verilog) and DE10-Lite Altera Max 10 FPGA.
forked from BasRizk/Tic-Tac-Toe-On-FPGA
-
Notifications
You must be signed in to change notification settings - Fork 0
mike13k/Tic-Tac-Toe-On-FPGA
Â
Â
Folders and files
Name | Name | Last commit message | Last commit date | |
---|---|---|---|---|
 |  | |||
 |  | |||
 |  | |||
 |  | |||
 |  | |||
 |  | |||
 |  | |||
 |  | |||
 |  | |||
 |  | |||
 |  | |||
 |  | |||
 |  | |||
 |  | |||
 |  | |||
 |  | |||
 |  | |||
 |  | |||
 |  | |||
 |  | |||
 |  | |||
 |  | |||
 |  | |||
 |  | |||
 |  | |||
 |  | |||
 |  | |||
 |  | |||
 |  | |||
 |  | |||
 |  | |||
Repository files navigation
About
A Tic-Tac-Toe implementation using Hardware Definition Language (Verilog) and DE10-Lite Altera Max 10 FPGA.
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published
Languages
- SystemVerilog 94.2%
- HTML 5.7%
- Other 0.1%