Add default GPIOs (both F4 and F7)

Related work items: #72
nanoframework · May 18, 2020 · 9a91998 · 9a91998
1 parent 9ef2456
commit 9a91998
Show file tree

Hide file tree

Showing 4 changed files with 28 additions and 0 deletions.
diff --git a/targets/CMSIS-OS/ChibiOS/ORGPAL_PAL3_STM32F469_NF/nanoBooter/main.c b/targets/CMSIS-OS/ChibiOS/ORGPAL_PAL3_STM32F469_NF/nanoBooter/main.c
@@ -24,6 +24,13 @@ int main(void) {
   // and performs the board-specific initializations.
   halInit();
 
+  // set default values for GPIOs
+  palClearPad(GPIOE, GPIOE_PIN4);
+  palClearLine(LINE_RELAY);
+  palSetPad(GPIOJ, GPIOJ_PIN13);
+  palSetPad(GPIOJ, GPIOJ_PIN14);
+  palClearLine(LINE_LCD_ENABLE);
+
   // init SWO as soon as possible to make it available to output ASAP
   #if (SWO_OUTPUT == TRUE)  
   SwoInit();

diff --git a/targets/CMSIS-OS/ChibiOS/ORGPAL_PAL3_STM32F469_NF/nanoCLR/main.c b/targets/CMSIS-OS/ChibiOS/ORGPAL_PAL3_STM32F469_NF/nanoCLR/main.c
@@ -82,6 +82,13 @@ int main(void) {
   // HAL initialization, this also initializes the configured device drivers
   // and performs the board-specific initializations.
   halInit();
+
+  // set default values for GPIOs
+  palClearPad(GPIOE, GPIOE_PIN4);
+  palClearLine(LINE_RELAY);
+  palSetPad(GPIOJ, GPIOJ_PIN13);
+  palSetPad(GPIOJ, GPIOJ_PIN14);
+  palClearLine(LINE_LCD_ENABLE);
 
   // init SWO as soon as possible to make it available to output ASAP
 #if (SWO_OUTPUT == TRUE)  

diff --git a/targets/CMSIS-OS/ChibiOS/ORGPAL_PAL3_STM32F769_NF/nanoBooter/main.c b/targets/CMSIS-OS/ChibiOS/ORGPAL_PAL3_STM32F769_NF/nanoBooter/main.c
@@ -25,6 +25,13 @@ int main(void) {
   // and performs the board-specific initializations.
   halInit();
 
+  // set default values for GPIOs
+  palClearPad(GPIOE, GPIOE_PIN4);
+  palClearLine(LINE_RELAY);
+  palSetPad(GPIOJ, GPIOJ_PIN13);
+  palSetPad(GPIOJ, GPIOJ_PIN14);
+  palClearLine(LINE_LCD_ENABLE);
+
   // init SWO as soon as possible to make it available to output ASAP
   #if (SWO_OUTPUT == TRUE)  
   SwoInit();

diff --git a/targets/CMSIS-OS/ChibiOS/ORGPAL_PAL3_STM32F769_NF/nanoCLR/main.c b/targets/CMSIS-OS/ChibiOS/ORGPAL_PAL3_STM32F769_NF/nanoCLR/main.c
@@ -64,6 +64,13 @@ int main(void) {
   // and performs the board-specific initializations.
   halInit();
 
+  // set default values for GPIOs
+  palClearPad(GPIOE, GPIOE_PIN4);
+  palClearLine(LINE_RELAY);
+  palSetPad(GPIOJ, GPIOJ_PIN13);
+  palSetPad(GPIOJ, GPIOJ_PIN14);
+  palClearLine(LINE_LCD_ENABLE);
+
   // init SWO as soon as possible to make it available to output ASAP
   #if (SWO_OUTPUT == TRUE)  
   SwoInit();