-
-
Notifications
You must be signed in to change notification settings - Fork 178
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Adds a config level for SPI on ChibiOS targets #1622
Conversation
Hi @networkfusion, I'm nanoFramework bot. A human will be reviewing it shortly. 😉 |
Merge should only happen once community targets and orgpal branch have been updated to have the required config. |
ensures GPIO lines are allocated.
Signed-off-by: josesimoes <jose.simoes@eclo.solutions>
Signed-off-by: josesimoes <jose.simoes@eclo.solutions>
Signed-off-by: josesimoes <jose.simoes@eclo.solutions>
Signed-off-by: josesimoes <jose.simoes@eclo.solutions>
- Add to pull in board.c and .h to allow nf config isolated from ChibiOS. Signed-off-by: josesimoes <jose.simoes@eclo.solutions>
- GPIO port is now required. - Switched to palSetPadMode API to allow setting all the required GPIO configs. - Update SPI config declaration on all reference targets. Signed-off-by: josesimoes <jose.simoes@eclo.solutions>
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Now LGTM!
|
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
LGTM
Description
Ensures the targets Port and Pins are correctly assigned for SPI.
Motivation and Context
SPI was not working properly on STM32 (ChibiOS) targets.
How Has This Been Tested?
Screenshots
Types of changes
Checklist: