Skip to content

Issues: nickg/nvc

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

38 Open 876 Closed
38 Open 876 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

VHDL-2019 and FILE_PATH 2019
#1162 opened Feb 13, 2025 by JimLewis
2
Null pointer dereference
#1161 opened Feb 12, 2025 by axman6
JIT and OSVVM regressions
#1159 opened Feb 9, 2025 by JimLewis
2
Elaboration failure with hash of 00000000 expected
#1152 opened Feb 3, 2025 by axman6
2
Code coverage issues, performance and discrepancies
#1151 opened Feb 2, 2025 by Blebowski
2
Missing input port in .fst file wave
#1147 opened Jan 26, 2025 by m-kru
1
Array indexed by enumerated type results in '-' or 'u' signal
#1143 opened Jan 22, 2025 by McSherry
1
wait until in for loop waits only once
#1134 opened Jan 15, 2025 by m-kru
10
Unusable asset filenames in releases
#1131 opened Jan 12, 2025 by Paebbels
5
PSL assertions dumping in waves psl wishlist
#1122 opened Jan 6, 2025 by Blebowski
1
PSL assert never with custom clocking logic crashes psl
#1116 opened Jan 3, 2025 by Blebowski
Crash on incremental configuration
#1096 opened Dec 11, 2024 by NikLeberg
1
[Fuzz] Second iteration
#1091 opened Dec 5, 2024 by avelure
4
PSL next_a / next_e support psl
#1089 opened Dec 4, 2024 by Blebowski
Interactive simulation wishlist
#1049 opened Nov 1, 2024 by oscargus
@nickg
1
Verilog scheduling semantics for blocking assignment verilog
#1044 opened Oct 28, 2024 by avelure
@nickg
1
Random initialization wishlist
#1042 opened Oct 28, 2024 by Blebowski
1
VHDL-2019: Private type resolution 2019
#1016 opened Oct 11, 2024 by bpadalino
1
Code coverage data in packages are missing coverage
#1007 opened Oct 2, 2024 by Blebowski
Feature request: Warning suppression and escalation to error command-line flags wishlist
#1004 opened Sep 30, 2024 by soronpo
3
Install for uvvm windows
#999 opened Sep 27, 2024 by avelure
2
VHPIDIRECT string behaviour vhpi
#976 opened Sep 18, 2024 by avelure
4
Implement UCIS coverage API export coverage
#933 opened Aug 7, 2024 by Blebowski
5
Rebuild std libraries on compile build
#841 opened Jan 19, 2024 by avelure
1
Verilog - Support celldefine, endcelldefine, ifdef and else verilog
#811 opened Dec 5, 2023 by Blebowski
3
ProTip! What’s not been updated in a month: updated:<2025-01-14.