Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

o1vm/riscv32im: test decoding xor #2824

Merged
merged 1 commit into from
Dec 4, 2024

Conversation

dannywillems
Copy link
Member

No description provided.

Copy link

codecov bot commented Nov 25, 2024

Codecov Report

All modified and coverable lines are covered by tests ✅

Project coverage is 71.96%. Comparing base (7fe1149) to head (c12f578).
Report is 137 commits behind head on master.

Additional details and impacted files
@@            Coverage Diff             @@
##           master    #2824      +/-   ##
==========================================
+ Coverage   71.95%   71.96%   +0.01%     
==========================================
  Files         256      256              
  Lines       60271    60305      +34     
==========================================
+ Hits        43365    43401      +36     
+ Misses      16906    16904       -2     

☔ View full report in Codecov by Sentry.
📢 Have feedback on the report? Share it here.

Base automatically changed from o1vm/riscv32im/test-decoding-sltu to master December 4, 2024 15:36
@dannywillems dannywillems merged commit 55e9941 into master Dec 4, 2024
8 checks passed
@dannywillems dannywillems deleted the o1vm/riscv32im/test-decoding-xor branch December 4, 2024 15:36
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants