This repository has been archived by the owner on Mar 9, 2023. It is now read-only.
Genesys2 counter is functional #7
Closed
Conversation
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
hansfbaier
suggested changes
Feb 3, 2022
|
Closing because it is superseded now. |
Sign up for free
to subscribe to this conversation on GitHub.
Already have an account?
Sign in.
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
I noticed that not all I/O assignments for Genesys2 are valid at the moment. In fact the only inputs that seem to work are sw[7:6]. However all the led[7:0] seem to work. Therefore I prepared a design that outputs an 8-bit counter using sw[7] as the clock and sw[6] as the reset. That seems to work (at least for as many counts as I can be bothered to test without wearing out the switches completely. This pull request is FYI, no need to consider merging till the equivalent I/O functionality from the low cost k325 board has been identified.
I present the hypothesis that only one clock region is working and this region only can reach certain I/Os.