Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Alignement to PR #970 for User Manual update of clipr/clipur behavior. #971

Merged
merged 2 commits into from
Mar 25, 2024
Merged

Alignement to PR #970 for User Manual update of clipr/clipur behavior. #971

Changes from all commits
Commits
Show all changes
2 commits
Select commit Hold shift + click to select a range
7a843ea
Alignement to PR #970 for User Manual update of clipr/clipur behavior.
Mar 25, 2024
3bbcbe9
verible
Mar 25, 2024
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
10 changes: 7 additions & 3 deletions rtl/cv32e40p_id_stage.sv
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -1514,9 +1514,13 @@ module cv32e40p_id_stage
if (id_valid_o) begin // unstall the whole pipeline
alu_en_ex_o <= alu_en;
if (alu_en) begin
alu_operator_ex_o <= alu_operator;
alu_operand_a_ex_o <= alu_operand_a;
alu_operand_b_ex_o <= alu_operand_b;
alu_operator_ex_o <= alu_operator;
alu_operand_a_ex_o <= alu_operand_a;
if (alu_op_b_mux_sel == OP_B_REGB_OR_FWD && (alu_operator == ALU_CLIP || alu_operator == ALU_CLIPU)) begin
alu_operand_b_ex_o <= {1'b0, alu_operand_b[30:0]};
end else begin
alu_operand_b_ex_o <= alu_operand_b;
end
alu_operand_c_ex_o <= alu_operand_c;
bmask_a_ex_o <= bmask_a_id;
bmask_b_ex_o <= bmask_b_id;
Expand Down
Loading