Bump verif/sim/dv from f0c570d to 7e54b67
#2763
Merged
Conversation
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
![dependabot[bot]](https://avatars.githubusercontent.com/in/29110?s=60&v=4){kind=small}
Bumps [verif/sim/dv](https://github.com/google/riscv-dv) from `f0c570d` to `7e54b67`. - [Commits](chipsalliance/riscv-dv@f0c570d...7e54b67) --- updated-dependencies: - dependency-name: verif/sim/dv dependency-type: direct:production ... Signed-off-by: dependabot[bot] <support@github.com>
dependabot
bot
requested review from
JeanRochCoulon and
zarubaf
as code owners
|
✔️ successful run, report available here. |
|
❌ failed run, report available here. |
JeanRochCoulon
deleted the
dependabot/submodules/verif/sim/dv-7e54b67
branch
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
Bumps verif/sim/dv from
f0c570dto7e54b67.Commits
7e54b67Merge pull request #1001 from chipsalliance/veer-el2fb6181bMerge pull request #1002 from chipsalliance/72580-update-ci4bf494fworkflows: Fix path to run-tests artifats6f8e566workflows: Update RISCV toolchain & add 'Z' ext2479408workflows: Preserve errors when generating config68d6777workflows: Update upload-artifacts to v42c319b8instr_trace_compare: Add additional mismatch print9a6587aiss.yaml: Remove 'm' hack9622504renode_wrapper: Add configurable priv levels7a76cf3renode_wrapper: Make CPU type configurableDependabot will resolve any conflicts with this PR as long as you don't alter it yourself. You can also trigger a rebase manually by commenting
@dependabot rebase.Dependabot commands and options
You can trigger Dependabot actions by commenting on this PR:
@dependabot rebasewill rebase this PR@dependabot recreatewill recreate this PR, overwriting any edits that have been made to it@dependabot mergewill merge this PR after your CI passes on it@dependabot squash and mergewill squash and merge this PR after your CI passes on it@dependabot cancel mergewill cancel a previously requested merge and block automerging@dependabot reopenwill reopen this PR if it is closed@dependabot closewill close this PR and stop Dependabot recreating it. You can achieve the same result by closing it manually@dependabot show <dependency name> ignore conditionswill show all of the ignore conditions of the specified dependency@dependabot ignore this major versionwill close this PR and stop Dependabot creating any more for this major version (unless you reopen the PR or upgrade to it yourself)@dependabot ignore this minor versionwill close this PR and stop Dependabot creating any more for this minor version (unless you reopen the PR or upgrade to it yourself)@dependabot ignore this dependencywill close this PR and stop Dependabot creating any more for this dependency (unless you reopen the PR or upgrade to it yourself)