Monthly report on Verilator modeling project.

hw/projects/verilator-model/2021/monthly-report-2021-06-15.md

@@ -0,0 +1,39 @@
+# Hardware TG monthly meeting - Verilator modeling update (June 2021)
+
+## Overview
+
+We can create a Verilator model of the CORE-V MCU.  This requires a wrapper to remove tristates from the top level module, since these are not supported by Verilator.  These will be replaced shortly by a top level module with explicit input and output ports and an output enable port.
+
+The current work is to drive the JTAG TAP interface from the Verilator testbench.
+
+The [detailed plan](https://docs.google.com/spreadsheets/d/1Sl_GIklam3redWNj_DRVRVVBD49LvLD8k1zeFsJXllc) has been created as a Google Doc.  In due course the high level data will be presented as a GitHub project board (aka Kanban board).
+
+## Milestone progress
+
+Progress is shown as a percentage of tasks completed.
+
+| Milestone                    | # Tasks | This Month | Last Month |  Due Date |
+| ---------------------------- | -------:| ----------:| ----------:| --------- |
+| Verilator model available    |       1 |       100% |          - | 30 May 21 |
+| JTAG TAP driver complete     |       3 |          - |          - | 27 Jun 21 |
+| Intial version of Embdebug   |       2 |          - |          - | 18 Jul 21 |
+| Final version of Embdebug    |       3 |          - |          - | 22 Aug 21 |
+| Initial standalone simulator |       2 |          - |          - | 25 Jul 21 |
+| Final standalone simulator   |       1 |          - |          - |  5 Sep 21 |
+
+## Testing status
+
+Not yet available.
+
+## Risk register
+
+The risk register has been created, and is available as a tab on the detailed plan.  Two risks are identified:
+
+1. Insufficient specialist staff who know Verilator and Embdebug.  Mitigation is to prioritize initial versions of tool and keep requirements to a minimum.
+
+2. Lack of MCU debug interface documentation increases difficulty of integrating with Embdebug.  Mitigation is early engagement with the ETH team to understand the documentation.
+
+## Plans for next month
+
+* complete the JTAG TAP driver
+* start work on the Embdebug target library for CORE-V MCU

hw/projects/verilator-model/README.md

@@ -0,0 +1,2 @@
+This directory holds the monthly reports for the Verilator modeling project.
+