HW/SW/SoC/HLS Design refrences for
- Vivado and HLS IP integration witn AXI-lite and DMA
- PCIe End-Point reference design.
-
Notifications
You must be signed in to change notification settings - Fork 4
pooyaww/Xilinx_FPGA
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
HW/SW/SoC/HLS Design refrences
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published