Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

[RV64_DYNAREC] Added more MMX opcodes for vector #2026

Merged
merged 10 commits into from
Nov 13, 2024
Merged

[RV64_DYNAREC] Added more MMX opcodes for vector #2026

Changes from all commits
Commits
Show all changes
10 commits
Select commit Hold shift + click to select a range
8b3d7d4
[RV64_DYNAREC] Added 0F F8-FB PSUBB/W/D/Q opcodes
xctan Nov 12, 2024
1910823
[RV64_DYNAREC] Added 0F E8 PSUBSB opcode
xctan Nov 12, 2024
7088041
[RV64_DYNAREC] Added 0F D8-D9 PSUBUSB/W opcodes
xctan Nov 12, 2024
1e92d46
[RV64_DYNAREC] Added 0F F1-F3 PSLLW/D/Q opcodes
xctan Nov 12, 2024
702463c
[RV64_DYNAREC] Added 0F E9 PSUBSW opcode
xctan Nov 12, 2024
1405ae6
[RV64_DYNAREC] Added 0F EB POR opcode
xctan Nov 12, 2024
c2bf5cd
[RV64_DYNAREC] Added 0F DB PAND opcode
xctan Nov 12, 2024
89a276b
[RV64_DYNAREC] Added 0F DF PANDN opcode
xctan Nov 12, 2024
354dd5b
[RV64_DYNAREC] Added 0F EF PXOR opcode
xctan Nov 12, 2024
5b5647c
[RV64_DYNAREC] Optimized rvv MMX PSLLW/D/Q
xctan Nov 13, 2024
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
131 changes: 131 additions & 0 deletions src/dynarec/rv64/dynarec_rv64_0f_vector.c
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -631,6 +631,30 @@ uintptr_t dynarec64_0F_vector(dynarec_rv64_t* dyn, uintptr_t addr, uintptr_t ip,
VAND_VX(q0, v0, x3, VECTOR_UNMASKED);
VXOR_VV(v0, v0, q0, VECTOR_UNMASKED);
break;
case 0xD8:
case 0xD9:
if (opcode == 0xD8) {
INST_NAME("PSUBUSB Gm, Em");
u8 = VECTOR_SEW8;
} else {
INST_NAME("PSUBUSW Gm, Em");
u8 = VECTOR_SEW16;
}
nextop = F8;
GETGM_vector(v0);
SET_ELEMENT_WIDTH(x1, VECTOR_SEW64, 1);
GETEM_vector(v1, 0);
SET_ELEMENT_WIDTH(x1, u8, 1);
VSSUBU_VV(v0, v0, v1, VECTOR_UNMASKED);
break;
case 0xDB:
INST_NAME("PAND Gm, Em");
nextop = F8;
GETGM_vector(v0);
SET_ELEMENT_WIDTH(x1, VECTOR_SEW64, 1);
GETEM_vector(v1, 0);
VAND_VV(v0, v0, v1, VECTOR_UNMASKED);
break;
case 0xDC:
case 0xDD:
if (opcode == 0xDC) {
Expand All @@ -647,6 +671,41 @@ uintptr_t dynarec64_0F_vector(dynarec_rv64_t* dyn, uintptr_t addr, uintptr_t ip,
SET_ELEMENT_WIDTH(x1, u8, 1);
VSADDU_VV(v0, v0, v1, VECTOR_UNMASKED);
break;
case 0xDF:
INST_NAME("PANDN Gm, Em");
nextop = F8;
GETGM_vector(v0);
SET_ELEMENT_WIDTH(x1, VECTOR_SEW64, 1);
GETEM_vector(v1, 0);
VXOR_VI(v0, v0, 0x1F, VECTOR_UNMASKED);
VAND_VV(v0, v0, v1, VECTOR_UNMASKED);
break;
case 0xE8:
INST_NAME("PSUBSB Gm, Em");
nextop = F8;
GETGM_vector(v0);
SET_ELEMENT_WIDTH(x1, VECTOR_SEW64, 1);
GETEM_vector(v1, 0);
SET_ELEMENT_WIDTH(x1, VECTOR_SEW8, 1);
VSSUB_VV(v0, v0, v1, VECTOR_UNMASKED);
break;
case 0xE9:
INST_NAME("PSUBSW Gm, Em");
nextop = F8;
GETGM_vector(v0);
SET_ELEMENT_WIDTH(x1, VECTOR_SEW64, 1);
GETEM_vector(v1, 0);
SET_ELEMENT_WIDTH(x1, VECTOR_SEW16, 1);
VSSUB_VV(v0, v0, v1, VECTOR_UNMASKED);
break;
case 0xEB:
INST_NAME("POR Gm, Em");
nextop = F8;
GETGM_vector(v0);
SET_ELEMENT_WIDTH(x1, VECTOR_SEW64, 1);
GETEM_vector(v1, 0);
VOR_VV(v0, v0, v1, VECTOR_UNMASKED);
break;
case 0xEC:
INST_NAME("PADDSB Gm, Em");
nextop = F8;
Expand All @@ -665,6 +724,78 @@ uintptr_t dynarec64_0F_vector(dynarec_rv64_t* dyn, uintptr_t addr, uintptr_t ip,
SET_ELEMENT_WIDTH(x1, VECTOR_SEW16, 1);
VSADD_VV(v0, v0, v1, VECTOR_UNMASKED);
break;
case 0xEF:
INST_NAME("PXOR Gm, Em");
nextop = F8;
GETG;
if (MODREG && gd == (nextop & 7) + (rex.b << 3)) {
SET_ELEMENT_WIDTH(x1, VECTOR_SEWANY, 1);
// special case
q0 = mmx_get_reg_empty_vector(dyn, ninst, x1, x2, x3, gd);
VXOR_VV(q0, q0, q0, VECTOR_UNMASKED);
} else {
GETGM_vector(v0);
SET_ELEMENT_WIDTH(x1, VECTOR_SEW64, 1);
GETEM_vector(v1, 0);
VXOR_VV(v0, v0, v1, VECTOR_UNMASKED);
}
break;
case 0xF1:
case 0xF2:
case 0xF3:
if (opcode == 0xF1) {
INST_NAME("PSLLW Gm, Em");
u8 = VECTOR_SEW16;
i32 = 16;
} else if (opcode == 0xF2) {
INST_NAME("PSLLD Gm, Em");
u8 = VECTOR_SEW32;
i32 = 32;
} else {
INST_NAME("PSLLQ Gm, Em");
u8 = VECTOR_SEW64;
i32 = 64;
}
nextop = F8;
q0 = fpu_get_scratch(dyn);
GETGM_vector(v0);
SET_ELEMENT_WIDTH(x1, u8, 1);
if (MODREG) {
v1 = mmx_get_reg_vector(dyn, ninst, x1, x2, x3, (nextop & 7));
VMV_X_S(x4, v1);
} else {
SMREAD();
addr = geted(dyn, addr, ninst, nextop, &wback, v1, x3, &fixedaddress, rex, NULL, 1, 0);
LD(x4, wback, fixedaddress);
}
SLTIU(x3, x4, i32);
SUB(x3, xZR, x3);
NOT(x3, x3); // mask
VSLL_VX(v0, v0, x4, VECTOR_UNMASKED);
VAND_VX(q0, v0, x3, VECTOR_UNMASKED);
VXOR_VV(v0, v0, q0, VECTOR_UNMASKED);
break;
case 0xF8 ... 0xFB:
nextop = F8;
if (opcode == 0xF8) {
INST_NAME("PSUBB Gm, Em");
u8 = VECTOR_SEW8;
} else if (opcode == 0xF9) {
INST_NAME("PSUBW Gm, Em");
u8 = VECTOR_SEW16;
} else if (opcode == 0xFA) {
INST_NAME("PSUBD Gm, Em");
u8 = VECTOR_SEW32;
} else {
INST_NAME("PSUBQ Gm, Em");
u8 = VECTOR_SEW64;
}
GETGM_vector(v0);
SET_ELEMENT_WIDTH(x1, VECTOR_SEW64, 1);
GETEM_vector(v1, 0);
SET_ELEMENT_WIDTH(x1, u8, 1);
VSUB_VV(v0, v0, v1, VECTOR_UNMASKED);
break;
case 0xFC ... 0xFE:
nextop = F8;
if (opcode == 0xFC) {
Expand Down
Loading