Skip to content

hw: remove unused onehots #3

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
joennlae wants to merge 1 commit into
base: master
Choose a base branch
from
Open

hw: remove unused onehots #3

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
6 changes: 0 additions & 6 deletions latch_scm/register_file_1r_1w.sv
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -57,7 +57,6 @@ module register_file_1r_1w

// Read address register, located at the input of the address decoder
logic [ADDR_WIDTH-1:0] RAddrRegxDP;
logic [NUM_WORDS-1:0] RAddrOneHotxD;


logic [DATA_WIDTH-1:0] MemContentxDP[NUM_WORDS];
Expand Down Expand Up @@ -98,11 +97,6 @@ module register_file_1r_1w
//-----------------------------------------------------------------------------
//-- READ : Read address decoder RAD
//-----------------------------------------------------------------------------
always_comb
begin : p_RAD
RAddrOneHotxD = '0;
RAddrOneHotxD[RAddrRegxDP] = 1'b1;
end
assign ReadData = MemContentxDP[RAddrRegxDP];


Expand Down
6 changes: 0 additions & 6 deletions latch_scm/register_file_1r_1w_all.sv
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -36,7 +36,6 @@ module register_file_1r_1w_all

// Read address register, located at the input of the address decoder
logic [ADDR_WIDTH-1:0] RAddrRegxDP;
logic [NUM_WORDS-1:0] RAddrOneHotxD;

logic [NUM_BYTE-1:0][7:0] MemContentxDP[NUM_WORDS];

Expand Down Expand Up @@ -77,11 +76,6 @@ module register_file_1r_1w_all
//-----------------------------------------------------------------------------
//-- READ : Read address decoder RAD
//-----------------------------------------------------------------------------
always_comb
begin : p_RAD
RAddrOneHotxD = '0;
RAddrOneHotxD[RAddrRegxDP] = 1'b1;
end
assign ReadData = MemContentxDP[RAddrRegxDP];


Expand Down
6 changes: 0 additions & 6 deletions latch_scm/register_file_1r_1w_be.sv
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -33,7 +33,6 @@ module register_file_1r_1w_be

// Read address register, located at the input of the address decoder
logic [ADDR_WIDTH-1:0] RAddrRegxDP;
logic [NUM_WORDS-1:0] RAddrOneHotxD;

logic [NUM_BYTE-1:0][7:0] MemContentxDP[NUM_WORDS];

Expand Down Expand Up @@ -74,11 +73,6 @@ module register_file_1r_1w_be
//-----------------------------------------------------------------------------
//-- READ : Read address decoder RAD
//-----------------------------------------------------------------------------
always_comb
begin : p_RAD
RAddrOneHotxD = '0;
RAddrOneHotxD[RAddrRegxDP] = 1'b1;
end
assign ReadData = MemContentxDP[RAddrRegxDP];


Expand Down