FROMLIST: net: phy: qcom: qca808x: Add .get_rate_matching support#642
Merged
ayaan-anwar merged 1 commit intoqualcomm-linux:tech/net/phyfrom Feb 9, 2026
Merged
Conversation
qcom-sarohasa
left a comment
qcom-sarohasa
left a comment
There was a problem hiding this comment.
Change looks fine.
Reviewed-by: Sarosh Hasan sarosh.hasan@oss.qualcomm.com
ayaan-anwar
force-pushed
the
tech/net/phy
branch
from
da891a6 to
37fad6d
Compare
Add support for rate matching to the QCA8081 PHY driver to correctly
report its capabilities. Some boards[0][1] with this PHY currently
report support only for 2.5G.
Implement the .get_rate_matching callback to allow phylink to determine
the actual PHY capabilities and report them accurately.
Before:
# ethtool eth0
Settings for eth0:
Supported ports: [ ]
Supported link modes: 2500baseT/Full
Supported pause frame use: Symmetric Receive-only
...
After:
# ethtool eth0
Settings for eth0:
Supported ports: [ ]
Supported link modes: 10baseT/Half 10baseT/Full
100baseT/Half 100baseT/Full
1000baseT/Full
2500baseT/Full
Supported pause frame use: Symmetric Receive-only
...
[0] https://lore.kernel.org/all/20250905192350.1223812-3-umang.chheda@oss.qualcomm.com/
[1] https://lore.kernel.org/all/20250908-lemans-evk-bu-v4-12-5c319c696a7d@oss.qualcomm.com/
Link: https://lore.kernel.org/netdev/20250914-qca808x_rate_match-v1-1-0f9e6a331c3b@oss.qualcomm.com/
Signed-off-by: Mohd Ayaan Anwar <mohd.anwar@oss.qualcomm.com>
ayaan-anwar
force-pushed
the
tech/net/phy
branch
from
37fad6d to
d1d54a9
Compare
shashim-quic
approved these changes
Feb 9, 2026
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
3 participants
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
IQ8 and IQ9 currently report support for only 2.5G due to a design mismatch between the QCA808X PHY and the stmmac MAC drivers. Historically, the stmmac driver has not supported dynamic switching of PHY interface modes, whereas the QCA808X requires switching between 2500BASE-X and SGMII for proper operation at lower link speeds.
Although the upstream community previously NACKed this specific change, a broader PCS rework is underway, and there is active discussion to properly address this behavior. Relevant discussions and context are shared in the links below, along with the associated QLIJIRA for exception approval.
QLIJIRA: QLIJIRA-100
CRs-Fixed: 4432813
Link: https://lore.kernel.org/netdev/20250914-qca808x_rate_match-v1-1-0f9e6a331c3b@oss.qualcomm.com/T/#u
Link: https://lore.kernel.org/netdev/aX4v499Zz0CymZI5@oss.qualcomm.com/#t
Link: https://lore.kernel.org/netdev/aXsLyb+x76%2FWaXcs@oss.qualcomm.com/