Skip to content

Fix ROSC typo #259

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
kilograham merged 2 commits into from
Mar 15, 2021
Merged

Fix ROSC typo #259

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
2 commits
Select commit Hold shift + click to select a range
a1a9a8a
Fix ROSC typo
lurch Mar 15, 2021
d337923
Additional ROSC typos
lurch Mar 15, 2021
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
6 changes: 3 additions & 3 deletions src/rp2040/hardware_regs/include/hardware/regs/rosc.h
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -190,7 +190,7 @@
// set to 0xaa0 + div where
// div = 0 divides by 32
// div = 1-31 divides by div
// any other value sets div=0 and therefore divides by 32
// any other value sets div=31
// this register resets to div=16
// 0xaa0 -> PASS
#define ROSC_DIV_OFFSET _u(0x00000010)
Expand All @@ -208,7 +208,7 @@
#define ROSC_PHASE_RESET _u(0x00000008)
// -----------------------------------------------------------------------------
// Field : ROSC_PHASE_PASSWD
// Description : set to 0xaa0
// Description : set to 0xaa
// any other value enables the output with shift=0
#define ROSC_PHASE_PASSWD_RESET _u(0x00)
#define ROSC_PHASE_PASSWD_BITS _u(0x00000ff0)
Expand Down Expand Up @@ -260,7 +260,7 @@
// -----------------------------------------------------------------------------
// Field : ROSC_STATUS_BADWRITE
// Description : An invalid value has been written to CTRL_ENABLE or
// CTRL_FREQ_RANGE or FRFEQA or FREQB or DORMANT
// CTRL_FREQ_RANGE or FREQA or FREQB or DORMANT
#define ROSC_STATUS_BADWRITE_RESET _u(0x0)
#define ROSC_STATUS_BADWRITE_BITS _u(0x01000000)
#define ROSC_STATUS_BADWRITE_MSB _u(24)
Expand Down
6 changes: 3 additions & 3 deletions src/rp2040/hardware_regs/rp2040.svd
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -29321,7 +29321,7 @@
<description>set to 0xaa0 + div where\n
div = 0 divides by 32\n
div = 1-31 divides by div\n
any other value sets div=0 and therefore divides by 32\n
any other value sets div=31\n
this register resets to div=16</description>
<enumeratedValues>
<enumeratedValue>
Expand All @@ -29342,7 +29342,7 @@
<field>
<access>read-write</access>
<bitRange>[11:4]</bitRange>
<description>set to 0xaa0\n
<description>set to 0xaa\n
any other value enables the output with shift=0</description>
<name>PASSWD</name>
</field>
Expand Down Expand Up @@ -29385,7 +29385,7 @@
<field>
<access>read-write</access>
<bitRange>[24:24]</bitRange>
<description>An invalid value has been written to CTRL_ENABLE or CTRL_FREQ_RANGE or FRFEQA or FREQB or DORMANT</description>
<description>An invalid value has been written to CTRL_ENABLE or CTRL_FREQ_RANGE or FREQA or FREQB or DORMANT</description>
<modifiedWriteValues>oneToClear</modifiedWriteValues>
<name>BADWRITE</name>
</field>
Expand Down