Skip to content

A simple pipelined MIPS CPU implemented in verilog. Can perform add, addi, beq, j, lw, and sw instructions.

Notifications You must be signed in to change notification settings

reedv/Simple-MIPS-CPU

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

1 Commit
 
 
 
 
 
 
 
 
 
 

About

A simple pipelined MIPS CPU implemented in verilog. Can perform add, addi, beq, j, lw, and sw instructions.

Topics

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published