Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Updated support for SHIM on RISC-V #641

Open
wants to merge 2 commits into
base: main
Choose a base branch
from
Open

Updated support for SHIM on RISC-V #641

wants to merge 2 commits into from

Commits on Feb 23, 2024

  1. Initial RISC-V support 

    Add what is needed to build on riscv64.

Signed-off-by: Heinrich Schuchardt <heinrich.schuchardt@canonical.com>

This is an update to rhboot#420 which brings it in alignment with the current
upstream.

Signed-off-by: Brian 'redbeard' Harrington <redbeard@dead-city.org>
    @xypron @brianredbeard
    xypron authored and brianredbeard committed Feb 23, 2024
    Configuration menu
    Copy the full SHA
    5031a99 View commit details
    Browse the repository at this point in the history

Commits on Mar 27, 2024

  1. bug: Remove extraneous configuration from RISC-V 

    @davidlt and @xypron pointed out prior changed to binutils 2.42 which
added support for RISC-V EFI objects.  This reflects the upstream
preference to avoid adding additional architectures which are emitting
flat binary files via `objcopy` (i.e. `-O binary` architectures).
    @brianredbeard
    brianredbeard committed Mar 27, 2024
    Configuration menu
    Copy the full SHA
    9f9813b View commit details
    Browse the repository at this point in the history