Skip to content

Add riscv as a zephyr target #1315

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
wants to merge 1 commit into
base: riscv
Choose a base branch
from
Open

Add riscv as a zephyr target #1315

Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
19 changes: 19 additions & 0 deletions src/rtos/zephyr.c
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -293,6 +293,18 @@ static int zephyr_get_arc_state(struct rtos *rtos, target_addr_t *addr,
return retval;
}

static int zephyr_get_riscv_state(struct rtos *rtos, target_addr_t *addr,
struct zephyr_params *params,
struct rtos_reg *callee_saved_reg_list,
struct rtos_reg **reg_list, int *num_regs)
{
/* Getting callee registers */
return rtos_generic_stack_read(rtos->target,
params->callee_saved_stacking,
*addr, reg_list,
num_regs);
}

/* ARM Cortex-M-specific implementation */
static int zephyr_get_arm_state(struct rtos *rtos, target_addr_t *addr,
struct zephyr_params *params,
Expand Down Expand Up @@ -364,6 +376,13 @@ static struct zephyr_params zephyr_params_list[] = {
.cpu_saved_nofp_stacking = &arc_cpu_saved_stacking,
.get_cpu_state = &zephyr_get_arc_state,
},
{
.target_name = "riscv",
.pointer_width = 4,
.callee_saved_stacking = &rtos_standard_rv32_stacking,
.get_cpu_state = &zephyr_get_riscv_state,
},

{
.target_name = NULL
}
Expand Down