Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

SPI implementation panics if read and write buffers in a transfer are not the same length #97

Closed
adamgreig opened this issue Sep 25, 2023 · 1 comment

Comments

@adamgreig
Copy link
Member

In embedded-hal SPI transfers, the read and write buffers may be different lengths:

It is allowed for read and write to have different lengths, even zero length. The transfer runs for max(read.len(), write.len()) words. If read is shorter, incoming words after read has been filled will be discarded. If write is shorter, the value of words sent in MOSI after all write has been sent is implementation-defined, typically 0x00, 0xFF, or configurable.

In spidev read_write, it is not:

Note that the tx_buf and rx_buf must be the same length.

However currently we implement transfer by calling read_write directly:

SpiOperation::Transfer(read, write) => SpidevTransfer::read_write(write, read),

leading to panics when the buffer lengths differ. We should adjust the buffers passed to read_write, or split the transfer into a read_write and a write or something, to accommodate.

adamgreig added a commit to adamgreig/linux-embedded-hal that referenced this issue Sep 25, 2023
adamgreig added a commit to adamgreig/linux-embedded-hal that referenced this issue Sep 25, 2023
github-merge-queue bot pushed a commit that referenced this issue Sep 26, 2023
Fix #97: split unbalanced SPI transfers into rw+r or rw+w
@eldruin
Copy link
Member

eldruin commented Sep 27, 2023

Fixed in #98. Thank you!

@eldruin eldruin closed this as completed Sep 27, 2023
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

2 participants