Skip to content
This repository has been archived by the owner on Feb 5, 2019. It is now read-only.

[MSP430] Add SRet support to MSP430 target #64

Merged
merged 1 commit into from
Mar 3, 2017
Merged

Conversation

pftbest
Copy link

@pftbest pftbest commented Mar 3, 2017

This patch adds support for struct return values to the MSP430
target backend. It also reverses the order of argument and return
registers in the calling convention to bring it into closer
alignment with the published EABI from TI.

Patch by Andrew Wygle (awygle).

Differential Revision: https://reviews.llvm.org/D29069

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@296807 91177308-0d34-0410-b5e6-96231b3b80d8


backport of r296807
fixes rust-lang/rust#38824
r? @alexcrichton

This patch adds support for struct return values to the MSP430
target backend. It also reverses the order of argument and return
registers in the calling convention to bring it into closer
alignment with the published EABI from TI.

Patch by Andrew Wygle (awygle).

Differential Revision: https://reviews.llvm.org/D29069

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@296807 91177308-0d34-0410-b5e6-96231b3b80d8
@alexcrichton alexcrichton merged commit 859fb26 into rust-lang:rust-llvm-2016-10-29 Mar 3, 2017
@alexcrichton
Copy link
Member

Thanks!

@pftbest pftbest deleted the sret branch March 4, 2017 06:35
TimNN pushed a commit to TimNN/llvm that referenced this pull request Apr 17, 2017
[MSP430] Add SRet support to MSP430 target
TimNN pushed a commit that referenced this pull request Apr 23, 2017
[MSP430] Add SRet support to MSP430 target
arielb1 pushed a commit that referenced this pull request Jun 27, 2017
[MSP430] Add SRet support to MSP430 target
alexcrichton pushed a commit that referenced this pull request Oct 10, 2017
------------------------------------------------------------------------
r314179 | dylanmckay | 2017-09-26 13:45:27 +1300 (Tue, 26 Sep 2017) | 11 lines

[AVR] Use 1-byte alignment for all data types

This was an oversight in the original backend data layout.

The AVR architecture does not have the concept of unaligned loads - all
loads/stores from all addresses are aligned to one byte.

Discovered in avr-rust issue #64
avr-rust/rust-legacy-fork#64

Patch By Gergo Erdi.
------------------------------------------------------------------------


git-svn-id: https://llvm.org/svn/llvm-project/llvm/branches/release_50@314379 91177308-0d34-0410-b5e6-96231b3b80d8
Sign up for free to subscribe to this conversation on GitHub. Already have an account? Sign in.
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants