chisel-empty An almost empty chisel project (and adder) as a starting point for hardware design. To generate Verilog code for the adder execute: make Run the tests with: make test Cleanup the repository with: make clean