An almost empty chisel project (and adder) as a starting point for hardware design.
To generate Verilog code for the adder execute:
makeRun the tests with:
make testCleanup the repository with:
make clean-
Notifications
You must be signed in to change notification settings - Fork 16
schoeberl/chisel-empty
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
An almost empty chisel project as a starting point for hardware design
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published