Skip to content
View silenuszhi's full-sized avatar
6 followers · 0 following

Highlights

  • Pro

Block or report silenuszhi

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. SoC_Design_Archive SoC_Design_Archive Public

    Archive for scripts, codes, slides in the class

    Verilog 3 1

  2. fpgaEx1 fpgaEx1 Public

    This is the first homework of the soc lab

    TeX 2 3

  3. fpgaEx2 fpgaEx2 Public

    2nd homework

    TeX 2 1

  4. XilinxIgnore XilinxIgnore Public

    .gitignore file for vivado

    2 2

  5. fpgaEx3 fpgaEx3 Public

    Verilog 1 1

  6. BIT-thesis-LaTex BIT-thesis-LaTex Public

    Forked from jiandahao/BIT-thesis-LaTex

    LaTeX Template for BIT thesis

    TeX 1