Skip to content

Commit

Permalink
[Mellanox] Update pcie yaml file for SN5600 and SN5400 (#19015)
Browse files Browse the repository at this point in the history
Remove I2C Controller from pcie yaml file for SN5600 and SN5400
  • Loading branch information
DavidZagury authored May 22, 2024
1 parent 9c18b27 commit f7d0fa8
Show file tree
Hide file tree
Showing 2 changed files with 1 addition and 13 deletions.
6 changes: 0 additions & 6 deletions device/mellanox/x86_64-nvidia_sn5400-r0/pcie.yaml
Original file line number Diff line number Diff line change
Expand Up @@ -56,12 +56,6 @@
fn: '2'
id: a36f
name: 'RAM memory: Intel Corporation Cannon Lake PCH Shared SRAM (rev 10)'
- bus: '00'
dev: '15'
fn: '0'
id: a368
name: 'Serial bus controller [0c80]: Intel Corporation Cannon Lake PCH Serial IO
I2C Controller #0 (rev 10)'
- bus: '00'
dev: '16'
fn: '0'
Expand Down
8 changes: 1 addition & 7 deletions device/mellanox/x86_64-nvidia_sn5600-r0/pcie.yaml
Original file line number Diff line number Diff line change
@@ -1,5 +1,5 @@
##
## Copyright (c) 2022 NVIDIA CORPORATION & AFFILIATES.
## Copyright (c) 2022-2024 NVIDIA CORPORATION & AFFILIATES.
## Apache-2.0
##
## Licensed under the Apache License, Version 2.0 (the "License");
Expand Down Expand Up @@ -56,12 +56,6 @@
fn: '2'
id: a36f
name: 'RAM memory: Intel Corporation Cannon Lake PCH Shared SRAM (rev 10)'
- bus: '00'
dev: '15'
fn: '0'
id: a368
name: 'Serial bus controller [0c80]: Intel Corporation Cannon Lake PCH Serial IO
I2C Controller #0 (rev 10)'
- bus: '00'
dev: '16'
fn: '0'
Expand Down

0 comments on commit f7d0fa8

Please sign in to comment.