[devices]: Fix the clock setting on arista 7280 #3788
Merged
Conversation
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
prsunny
approved these changes
Nov 20, 2019
|
@byu343 , can you also update the permitted list? |
Yes, it has been done. |
zhenggen-xu
pushed a commit
to zhenggen-xu/sonic-buildimage
that referenced
this pull request
Jan 10, 2020
* Fix serdes setting for B0/B1 revision chip on 7280
prsunny
pushed a commit
to prsunny/sonic-buildimage
that referenced
this pull request
Feb 7, 2020
* Fix serdes setting for B0/B1 revision chip on 7280
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
- What I did
- How I did it
- How to verify it
- Description for the changelog
Fix the the serdes nif/fabric clock setting for the ASIC chip with revision B0/B1 on Arista 7280. It is still backward compatible with A0.
- A picture of a cute animal (not mandatory but encouraged)