Skip to content
View sprsr's full-sized avatar
  • A Company
  • Somewhere

Block or report sprsr

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. spek_cpu spek_cpu Public

    A small single core Risc V CPU supporting RV32-I with a 64KB Cache

    Verilog 1

  2. 4xSA_Cache 4xSA_Cache Public

    A Customizable Set Associative Cache intended for use in https://github.com/sprsr/rv32_processor

    Verilog 1

  3. rv32_pipeline rv32_pipeline Public

    Risc V Processor

    Verilog 1 1

  4. iping iping Public

    Experimentation with Ethernet Traffic

    C 1