Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Prevent overflows optimizing SAI PLL #419

Merged
merged 1 commit into from
Jan 17, 2022

Conversation

dgoodlad
Copy link
Contributor

Setting the common target PLL freq of 49.152 MHz for the SAI clock (192kHz * 256) results in an overflow during multiplication. This patch catches the overflow, though I'm sure there's a better approach to optimizing the PLL settings that could avoid this.

@burrbull
Copy link
Contributor

Add to changelog, please.

burrbull
burrbull previously approved these changes Jan 16, 2022
@burrbull
Copy link
Contributor

rustfmt & squash

Setting the common target PLL freq of 49.152MHz for the SAI
clock (192kHz * 256) results in an overflow during multiplication. This
patch catches the overflow, though I'm sure there's a better approach to
optimizing the PLL settings that could avoid this.
@burrbull
Copy link
Contributor

bors r+

@bors bors bot merged commit b9bff7b into stm32-rs:master Jan 17, 2022
@dgoodlad dgoodlad deleted the prevent-pll-optimization-overflows branch January 17, 2022 11:23
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants