Skip to content

Conversation

ABOSTM
Copy link
Contributor

@ABOSTM ABOSTM commented Sep 23, 2021

Summary
spi: Add delay before disabling SPI to avoid truncated clock/data signals

Add a delay before disabling SPI otherwise last-bit/last-clock
may be truncated.
See #1294
Computed delay is half SPI clock.

Fixes #1294

@ABOSTM
Copy link
Contributor Author

ABOSTM commented Sep 23, 2021

cc/ @greiman @mzhboy

@fpistm fpistm added this to the 2.1.0 milestone Sep 23, 2021
…nals

Add a delay before disabling SPI otherwise last-bit/last-clock
may be truncated.
See stm32duino#1294
Computed delay is half SPI clock.

Signed-off-by: Alexandre Bourdiol <alexandre.bourdiol@st.com>
@ABOSTM ABOSTM force-pushed the SPI_TRUNCATED_SIGNALS branch from 1a00a35 to c12ba00 Compare September 23, 2021 14:25
@fpistm fpistm merged commit ba1d5ee into stm32duino:master Sep 24, 2021
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

fix 🩹 Bug fix

Projects

None yet

Development

Successfully merging this pull request may close these issues.

NUCLEO-H743ZI2 SPI.transfer() fails with SCLK less than 500 kHz in 1.9.0

2 participants