Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Zephyr build failing #214

Closed
mithro opened this issue Nov 3, 2019 · 1 comment · Fixed by #220
Closed

Zephyr build failing #214

mithro opened this issue Nov 3, 2019 · 1 comment · Fixed by #220
Assignees

Comments

@mithro
Copy link
Member

mithro commented Nov 3, 2019

https://travis-ci.com/mithro/litex-buildenv/builds/134643802

@mithro
Copy link
Member Author

mithro commented Nov 3, 2019

8cb26d19c63139049ca74312489fd215b88658e4 refs/remotes/origin/master
Already on 'master'
Branch 'master' set up to track remote branch 'master' from 'origin'.
=== Initialized. Now run "west update" inside /home/travis/build/mithro/litex-buildenv/third_party/zephyr.
+west build -b litex_vexriscv /home/travis/build/mithro/litex-buildenv/third_party/zephyr/zephyr/samples/subsys/shell/shell_module --build-dir /home/travis/build/mithro/litex-buildenv/build/icebreaker_base_vexriscv.lite//software/zephyr -- -DZEPHYR_SDK_INSTALL_DIR=/home/travis/build/mithro/litex-buildenv/build/zephyr_sdk
ERROR: extension command "build" could not be run: could not import /home/travis/build/mithro/litex-buildenv/third_party/zephyr/zephyr/scripts/west_commands/build.py. See /tmp/west-exc-cbguw73e.txt for a traceback.

piotr-binkowski pushed a commit to antmicro/litex-buildenv that referenced this issue Nov 7, 2019
 * edid-decode changed from 15df4ae to 42f5fa4
    * 42f5fa4 - edid-decode: add comment w.r.t. JOC <Hans Verkuil>
    * a479a24 - edid-decode: parse additional flags in the DD+ Short Audio Descriptor <Arnaud Vrac>

 * litedram changed from 67de3ce to 6c53996
    * 6c53996 - core/refresher: reduce refresh period by one cycle <Florent Kermarrec>
    * afb6d0a - core/refresher: reduce RefreshGenerator start delay by 1 cycle <Florent Kermarrec>
    * b543286 - test/test_refresh: add Refresher test <Florent Kermarrec>
    * 7daf355 - test/test_bist: remove vcd generation (only useful for debug) <Florent Kermarrec>
    * b4125fa - test/test_refresh: add RefreshTimer test <Florent Kermarrec>
    * 9584c2f - test: remove use of rand_wait, rename rand_level to random <Florent Kermarrec>
    * 0eef5d4 - test: add test_refresh with simple RefreshGenerator test <Florent Kermarrec>
    * 9348800 - test: rename test_timing_controllers to test_timing <Florent Kermarrec>
    * 8cf561d - test/test_timing_controllers: add simple tFAWController tests <Florent Kermarrec>
    * 3ae666d - test/test_timing_controllers: add simple tXXDController tests <Florent Kermarrec>
    * 394a49a - test: add test_timing_controllers with tXXDController test <Florent Kermarrec>
    * 6e3f769 - core: move timing controllers to common <Florent Kermarrec>
    * 54cdc7f - test: -x on tests <Florent Kermarrec>
    * 2ecb053 - frontend/ecc: move generic part of ECC to LiteX <Florent Kermarrec>
    * 8646b2e - test/test_adaption: use same DUT for up/down converter tests <Florent Kermarrec>
    * 9f9fed0 - test: merge test_downconverter/test_upconverter in a single test_adaptation file <Florent Kermarrec>
    * fc41751 - frontend/dma: simplify rsv_level expose <Florent Kermarrec>
    *   88835de - Merge pull request timvideos#86 from sergachev/master <enjoy-digital>
    |\
    | * f145287 - dma: expose reservation level in the reader <Ilia Sergachev>
    |/
    * f018c9e - add CONTRIBUTORS file and add copyright header to all files. <Florent Kermarrec>
    * 18dda2d - phy/s7ddrphy: increase _half_sys8x_taps CSR to 5 bits <Florent Kermarrec>
    * 690e4f8 - README: fix ECP5 frequency ratio <Florent Kermarrec>

 * liteeth changed from 2424e62 to ad187d3
    * ad187d3 - add CONTRIBUTORS file and add copyright header to all files <Florent Kermarrec>
    * fd6d6c3 - mac: update imports <Florent Kermarrec>
    * a170acd - change MAC location (next to phy/core/frontend), keep import retro-compatibility <Florent Kermarrec>
    * 789dadd - liteeth/software: remove libwip/libuip examples. <Florent Kermarrec>

 * litepcie changed from de6cd01 to 71c9a3a
    * 71c9a3a - core/tlp: rewrite controller (simplify, always enable reordering) <Florent Kermarrec>
    * 619f5c5 - add CONTRIBUTORS file and copyright header to all files. <Florent Kermarrec>

 * litesata changed from 6fe4cce to db5d2f7
    * db5d2f7 - add CONTRIBUTORS and copyright header to all files. <Florent Kermarrec>

 * litescope changed from 2474ce9 to 9e3b9d8
    * 9e3b9d8 - add CONTRIBUTORS file and add copyright header to all files. <Florent Kermarrec>
    * 66956cb - Merge pull request timvideos#13 from keesj/arty_fast_scope <enjoy-digital>
    * 144bd06 - Add an example of sampling at 800Mhz using a serdes on arty. <kees.jongenburger>
    * 7f4dc39 - Add functionality to flatten values that are sampled using a serdes. <kees.jongenburger>

 * liteusb changed from 0a9110f to 7457a29
    * 7457a29 - README: deprecate, indicate new code location <Florent Kermarrec>

 * litex changed from 113f7f40 to e637aa65
    *   e637aa65 - Merge pull request timvideos#222 from antmicro/bump_vexriscv <enjoy-digital>
    |\
    | * 932475a2 - cpu/vexriscv: bump submodule <Mateusz Holenko>
    |/
    * bc7ab637 - bios/sdram: fix compilation warning <Florent Kermarrec>
    * a7895e49 - test/test_axi: remove use of rand_wait, rename rand_level to random <Florent Kermarrec>
    * 1cfb36e1 - soc_core: round memory regions size/length to next power of 2 (if not already a power of 2) <Florent Kermarrec>
    *   556d2c7c - Merge pull request timvideos#221 from antmicro/bump_vexriscv <enjoy-digital>
    |\
    | * 3e89c564 - cpu/vexriscv: bump submodule <Mateusz Holenko>
    |/
    * e673fce4 - bios/boot: fix default EMULATOR_RAM_BASE <Florent Kermarrec>
    * 0acacbaa - cores/clock: cleanup <Florent Kermarrec>
    * edf8aa8c - cores/clock: add initial iCE40 support <Florent Kermarrec>
    * 6d543358 - cores/spi_flash/add_clk_primitive: return if clk primitive is not needed <Florent Kermarrec>
    * 462d12ba - bios/boot: define EMULATOR_RAM_BASE if not defined, add KERNEL_IMAGE_RAM_OFFSET <Florent Kermarrec>
    * fc12961e - soc_core: fix cpu_variant definition <Florent Kermarrec>
    * af61688d - bios/boot: fix booting rework <Florent Kermarrec>
    * 4b686dbd - soc_core: fix cpu_variant config (we don't want the extension) <Florent Kermarrec>
    *   7d9cf1d2 - Merge pull request timvideos#216 from antmicro/booting_vexriscv_linux <enjoy-digital>
    |\
    | * 8335f13f - bios/boot: rework netboot/flashboot for VexRiscv in linux variant <Mateusz Holenko>
    | * a19bdd0e - soc_core: generate extra string-based config defines <Mateusz Holenko>
    | * 005c0776 - soc_core: include information about cpu variant in csv and headers <Mateusz Holenko>
    * | 95cfd0b9 - cores/spi_flash: add SpiFlashCommon and use it to add clk primitives (7-Series/ECP5 support for now) <Florent Kermarrec>
    * | bfdcf4b2 - platforms/versa_ecp5: add spiflash pads <Florent Kermarrec>
    * | 41eb21b3 - soc_core: optimize mem_decoder <Florent Kermarrec>
    * | 0eff65bb - cores/up5ksram: optimize bus.adr decoding <Florent Kermarrec>
    * | bb99c468 - cores/up5kspram: simplify and add support for all width/depth configurations <Florent Kermarrec>
    * | eaf84b85 - cores/pwm: remove clock_domain support (better to use ClockDomainsRenamer), make csr optional <Florent Kermarrec>
    * | ea619e3a - cores/spi: rename add_control paramter to add_csr <Florent Kermarrec>
    * | ec411a6a - soc_core: add SoCMini class (SoCCore with no cpu, sram, uart, timer) for simple designs <Florent Kermarrec>
    * |   bca42f74 - Merge pull request timvideos#219 from flammit/fix-ecp5-pll <enjoy-digital>
    |\ \
    | |/
    |/|
    | * c6c74391 - soc: cores: fix name of EHXPLLL output clock in ECP5PLL <Francis Lam>
    |/
    * d3aaaf5e - cores/spi: fix/simplify loopback <Florent Kermarrec>
    * 59fda8da - README: update banner <Florent Kermarrec>
    * 769d15d4 - cores/spi: move CSR control/status to add_control method, add loopback capability and simple xfer loopback test <Florent Kermarrec>
    * ee8fec10 - soc/cores: add ECC (Error Correcting Code) <Florent Kermarrec>
    * 7dbddb3a - platforms/tinyfpga_bx: add serial extension <Florent Kermarrec>
    * 831a1916 - README: add a few links to papers/presentations/tutorials <Florent Kermarrec>
    *   95796c5b - Merge pull request timvideos#218 from railnova/zynq <enjoy-digital>
    |\
    | * dcf55ad4 - [fix] Slave interface HP0 clk name <chmousset>
    * |   08772fc0 - Merge pull request timvideos#217 from sergachev/master <enjoy-digital>
    |\ \
    | |/
    |/|
    | * dacec6aa - spi: change CSR to CSRStorage <Ilia Sergachev>
    |/
    * be280bed - soc_zynq: use zynq fabric reset as sys reset <Florent Kermarrec>
    * 220f4375 - soc_zynq: add missing axi hp0 clock <Florent Kermarrec>
    * 9c8c0371 - soc_zynq: move axi gp0 clock connection to add_gp0 method <Florent Kermarrec>
    * b0192e5f - soc_core: use fixed 16MB CSR address space <Florent Kermarrec>
    * 68a50317 - soc_sdram: limit main_ram to 512MB for now <Florent Kermarrec>
    * ccbf1418 - compiler-rt: update to new location, fixes timvideos#209 <Florent Kermarrec>
    * 21a5aaa4 - soc_core: declare csr address size when registering csr, fixes timvideos#212 <Florent Kermarrec>
    * 41b6fbde - soc_cores: fix typos <Florent Kermarrec>
    *   bff081a8 - Merge pull request timvideos#214 from gsomlo/gls-alignment-fixup <enjoy-digital>
    |\
    | * e42f33ed - soc_core: additional csr_alignment follow-up fixes <Gabriel L. Somlo>
    |/
    * f4770219 - soc_core: add csr_alignment to allow 64-bit alignment with 64-bit CPUs <Florent Kermarrec>
    * 927b7c13 - soc/integration: uniformize configuration constants declaration in SoCs (use self.config instead self.add_constant) <Florent Kermarrec>
    * 96f45bbd - software/libbase/id: update code (length is now fixed to 256) <Florent Kermarrec>
    * 282ae963 - cores: add simple PWM (Pulse Width Modulation) module <Florent Kermarrec>
    * 77e7f9b3 - core/spi: make cs_n optional (sometimes managed externally) <Florent Kermarrec>
    * e726ad80 - cores/spi_flash: add non-memory mapped S7SPIFlash modules based on SPIMaster (for design were we only want to re-program the bistream) <Florent Kermarrec>
    * 4c18c991 - cores: add ICAP core (tested with reconfiguration commands) <Florent Kermarrec>
    * 6b82f23c - cores: add simple and minimal hardware SPI Master with CPOL=0, CPHA=0 and build time configurable data_width and frequency. <Florent Kermarrec>
    * ada70e8c - soc/cores/spi: remove too complicated and does not seem reliable in all cases. <Florent Kermarrec>
    * 7cd5c0f3 - cores: add bitbang class with minimal hardware for I2C/SPI software bit-banging <Florent Kermarrec>
    * d29b8419 - cores: remove nor_flash_16 (obsolete, most of the boards are now using SPI flash) <Florent Kermarrec>
    * 3f6bd266 - cores/gpio: remove Blinker <Florent Kermarrec>
    *   359b8fe4 - Merge pull request timvideos#210 from DurandA/master <Tim Ansell>
    |\
    | * 68eeba91 - Add verilog submodule from CPU cores to manifest <Arnaud Durand>
    |/
    * 4ee9c53f - csr: add assert to ensure CSR size < busword (thanks tweakoz) <Florent Kermarrec>
    * 0116b2b7 - soc_core: update default RocketChip mem_map <Florent Kermarrec>
    * 9d170b09 - soc_core: rearrange default mem_map <Florent Kermarrec>
    * 05b667bb - bios/main: fix #ifdefs for fw command <Florent Kermarrec>
    * 37687579 - libnet/tftp: fix compilation warning <Florent Kermarrec>
    * 9f3c8a9b - bios/main: fix spiflash compilation warnings <Florent Kermarrec>
    * 2da59b29 - soc_sdram: allow main_ram_size > 256MB (limitation no longer exists) <Florent Kermarrec>
    * b8d45af5 - targets: use new prefered way to add wishbone slave <Florent Kermarrec>
    * 7618b845 - soc_core: use new way to add wisbone slave (now prefered) <Florent Kermarrec>
    * 740629ba - soc_core: remove 256MB mem_map limitation <Florent Kermarrec>
    * b65968c3 - soc/core: remove #!/usr/bin/env python3 <Florent Kermarrec>
    *   f49d0fe6 - Merge pull request timvideos#206 from gsomlo/gls-tftp-spinner <enjoy-digital>
    |\
    | * 5a42dbf3 - BIOS: TFTP: ASCII spinner progress indicator (cosmetic) <Gabriel L. Somlo>
    |/
    *   d5177d72 - Merge pull request timvideos#204 from antmicro/write_to_flash <enjoy-digital>
    |\
    | * 2ee194b2 - bios: add fw (flash write) command <Mateusz Holenko>
    * | cef23690 - core/spi_flash: re-integrate bitbang write support <Florent Kermarrec>
    |/
    * 5cc4c334 - README: remove LiteUSB (deprecated) <Florent Kermarrec>
    * dc03b7fa - boards: community supported boards are now located at https://github.com/litex-hub/litex-boards <Florent Kermarrec>
    * 0af017e6 - liteeth: update mac imports (olds still works, but that's now the prefered way) <Florent Kermarrec>
    * ecf999b8 - soc/cores: add usb_fifo with FT245 USB FIFO PHY from LiteUSB, deprecate LiteUSB <Florent Kermarrec>
    * e667d5ae - README: update Intro <Florent Kermarrec>
    * 8f6e66ca - make sure #!/usr/bin/env python3 is before copyright header <Florent Kermarrec>
    * c7f36ab0 - test: add copyright header <Florent Kermarrec>
    * daa4307d - add CONTRIBUTORS file and add copyright header to all files <Florent Kermarrec>
    * 361f9d0d - bios/sdram: set init_done/error when DDRCTRL is present (litedram_gen) <Florent Kermarrec>
    * d8ac9362 - Convert top level comment to a docstring. <Tim 'mithro' Ansell>
    *   45632c66 - Merge pull request timvideos#202 from xobs/add-up5kspram <enjoy-digital>
    |\
    | * 7656f54d - soc: cores: add up5kspram module <William D. Jones>
    |/
    * 73dbffe8 - cores/frequency_meter: allow passing clk to be measured as a parameter <Florent Kermarrec>
    *   408d3f1f - Merge pull request timvideos#201 from gsomlo/gls-fix-initmem <enjoy-digital>
    |\
    | * ab827d21 - tools/litex_sim: fix default endianness for mem_init <Gabriel L. Somlo>
    |/
    *   f47b4902 - Merge pull request timvideos#200 from gsomlo/gls-rocket-variants <enjoy-digital>
    |\
    | * f75863fc - cpu/rocket: add "linux" (MMU) and "full" (MMU & FPU) variants <Gabriel L. Somlo>
    |/
    * c0df9e08 - cpu/rocket: update submodule <Florent Kermarrec>
    * 87118d50 - integration/soc_core: move cpu_variant checks/formating to cpu <Florent Kermarrec>
    * f6b67a6d - cpu/vexriscv: add "linux+no-dsp" variant <Florent Kermarrec>
    * 95b1b454 - cpu/vexriscv: update <Florent Kermarrec>
    * e46d287b - targets/ulx3s: use CAS latency of 3 to be compatible with production boards <Florent Kermarrec>

 * litex-renode changed from bd1d0a0 to a57aa47
    *   a57aa47 - Merge pull request timvideos#8 from antmicro/newest_litex_fixes <Tim Ansell>
    |\
    | * aebbe7f - Rework obtaining system clock frequency. <Mateusz Holenko>
    | * bd77b6c - Do not generate `csr` memory region. <Mateusz Holenko>
    |/
    * 0d3b303 - Merge pull request timvideos#7 from antmicro/support_more_peripherals <Tim Ansell>
    * 406eafb - Fix generation of SPI flash peripheral. <Mateusz Holenko>
    * ab22e8f - Change VexRiscv configuration. <Mateusz Holenko>
    * f799d28 - Generate `cpu` (CPU timer) peripheral. <Mateusz Holenko>
    * c2bea62 - Allow to set custom interrupts. <Mateusz Holenko>
    * 66a4add - Allow to override the peripheral name. <Mateusz Holenko>
    * 409b696 - Generate `cas` (Control And Status) peripheral. <Mateusz Holenko>
    * ae3bee6 - Generate `ethphy` peripheral. <Mateusz Holenko>

 * migen changed from 0.6.dev-283-g562c046 to 0.6.dev-289-g5585912
    * 5585912 - cdc: avoid race between data and request in BusSynchronizer <Sebastien Bourdeauducq>
    * f4979a2 - cdc: add BlindTransfer (from artiq.rtio.cdc) <Sebastien Bourdeauducq>
    * dd4ed5d - lattice/diamond: remove source/toolchain_path <Sebastien Bourdeauducq>
    * b0d9a18 - fix ISE build <Sebastien Bourdeauducq>
    * caab414 - build: remove tool version detection and sourcing of vendor script <Sebastien Bourdeauducq>
    * 5c5486b - xilinx: work around Vivado locale bug. Closes timvideos#183 <Sebastien Bourdeauducq>

Full submodule status
--
 42f5fa4ed99b669da4b4169a42eca7dbf5a293c7 edid-decode (remotes/origin/HEAD)
 1c21ee44a2b3936f62e4b43f2bcbf63ce9404691 flash_proxies (heads/master)
 6c53996a7042050def908882b36e92585b6ef138 litedram (remotes/origin/HEAD)
 ad187d35f2b967eb152adcc9f1998a914e5bb53a liteeth (heads/master)
 71c9a3a2eeaae8c4c44ffae14fb5417b94319206 litepcie (remotes/origin/HEAD)
 db5d2f7881161ce5b9a10a0ab42555f884b9d7c1 litesata (heads/master)
 9e3b9d84ce6d0e895d0ac275df78ccbd0e0e0ab2 litescope (heads/master)
 7457a29b1a47fe15e81fa37f3bbdd510788f1d53 liteusb (heads/master)
 98e145fba8c25394e9958bad67e2a457d145127e litevideo (heads/master)
 e637aa657b7c1163c7c21c4b972f4aa947406272 litex (remotes/origin/HEAD)
 a57aa47 litex-renode (remotes/origin/HEAD)
 558591288dd08302cb8830310ba6975757b58c72 migen (0.6.dev-289-g5585912)
mateusz-holenko added a commit to antmicro/litex-buildenv that referenced this issue Jul 21, 2020
 * litedram changed from c4ac887 to f51052f
    * f51052f - core/controller: fix burst_length regression introduced by timvideos#206. <Florent Kermarrec>

 * litex changed from ac35e158 to 9fc488bd
    *   9fc488bd - Merge pull request timvideos#597 from antmicro/jboc/litex-buildenv-add-adapter-fix <enjoy-digital>
    |\
    | * 07bc589c - fix/Vivado: don't instantiate wishbone.Converter in add_adapter when not needed <Jędrzej Boczar>
    * |   b9251950 - Merge pull request timvideos#595 from betrusted-io/master <enjoy-digital>
    |\ \
    | * | 53a567da - wire up missing register bits. <bunnie>
    * | |   87d7f6e7 - Merge pull request timvideos#598 from sergachev/master <enjoy-digital>
    |\ \ \
    | |_|/
    |/| |
    | * | 8656ea9b - interconnect/csr_bus: fix paged access warning <Ilia Sergachev>
    |/ /
    * | 4a18b828 - software/liblitesdcard/spisdcard: remove optimization on receive_block (not working on all configs) and increase max clk_freq to 20MHz. <Florent Kermarrec>
    * | 100aa5a4 - soc/cores/spi/SPIMaster: rewrite/simplify. - Make sure MOSI is latched on start, MISO is stable during Xfer (last value). - Allow clk_divider down to 2. - improve test errors reporting with hex() on AssertEqual. <Florent Kermarrec>
    |/
    * 63c19ff4 - liblitesdcard/spisdcard: update comments. <Florent Kermarrec>
    * 1f34f6ef - soc/cores/spi: make sure done and miso are synchronous. <Florent Kermarrec>
    * 754f140a - spisdcard: revert to 8-bit SPI, optimize spisdcardreceive_block and reduce clk to 12.5MHz for now. <Florent Kermarrec>
    * 8143f1a0 - soc/cores/spi: make sure miso is stable during xfer. <Florent Kermarrec>

 * litex-boards changed from 165f9ea to 2ce24df
    * 2ce24df - platforms/genesys2: add internal_vref to 0.750v on bank 34 (DDR3). <Florent Kermarrec>
    * 135c387 - platforms/ulx3s: add assertion for supported devices. <Florent Kermarrec>
    * 851378f - platforms/trellisboard: move ddram_vtt_en. <Florent Kermarrec>

 * migen changed from 0.6.dev-352-g12e7ba6 to 0.6.dev-354-g7bc4eb1
    * 7bc4eb1 - xilinx: add DDRInput for Spartan6 (timvideos#214) <Thomas Spurden>
    * 731c192 - metlino: add SFP CTL pins <Harry Ho>

Full submodule status
--
 2942d0652a89646c5225bee15dd55cc3b0871766 VexRiscv (1.0.1-417-g2942d06)
 3a6108a75be356a3dc53760d22782f1323248b6b edid-decode (heads/master)
 3a06aa84b62ad24467fb0d2c6ceddf565e9ea447 flash_proxies (heads/master)
 f51052f8b737156d1e257eff7cd3259cb56d0d1b litedram (2020.04-69-gf51052f)
 792013a1756ea50608726ee86989ec38cfc35a8b liteeth (2020.04-21-g792013a)
 6fdd02058fba29008c90b162e0ef707dce15ebeb liteiclink (2020.04)
 0b6a4bb6e742fd4de38d7ca3674f91acc5985b35 litepcie (2020.04-56-g0b6a4bb)
 b36d3a33fbbfcffdb77a7a9e05bc8121387858d3 litesata (2020.04-1-gb36d3a3)
 15179cb46f68bff1679631a8bade6f7e1607a40a litescope (2020.04-2-g15179cb)
 7457a29b1a47fe15e81fa37f3bbdd510788f1d53 liteusb (heads/master)
 41f30143075ece3fff5c33a332ed067d1837cbb3 litevideo (2020.04)
 9fc488bdf670c69193a6fa14e5f0c218db8b0ffe litex (2020.04-492-g9fc488bd)
 2ce24df76dda20cff9ac40c334300d5dc1311d60 litex-boards (2020.04-132-g2ce24df)
 f1792587a9b50732578e0166cb5d1d83b126cfa6 litex-renode (remotes/origin/HEAD)
 7bc4eb1387b39159a74c1dbd1b820728e0bfbbaa migen (0.6.dev-354-g7bc4eb1)
 8f5a253b22cd4ebcd56304a3662f4c70e3b34ed5 nmigen (v0.1-69-g8f5a253)
 48333804e40c7c9c1c8d5b2e70ba75f4b646d8f0 pythondata-cpu-lm32 (2020.04-5-g4833380)
 4731142284cf87e89b21fb35ceff1139f2f89227 pythondata-cpu-minerva (heads/master)
 af561171f5fc8c684537897f12ef0f429e38624b pythondata-cpu-mor1kx (2020.04-5-gaf56117)
 88974894c800ee2e827db47865e0611a07ff40d7 pythondata-cpu-picorv32 (2020.04-5-g8897489)
 654057b2f5cec0f9fc99487dff67861f76fcbe7e pythondata-cpu-vexriscv (2020.04-7-g654057b)
 7cfcaed2e726027fd622650b58dd77e47c495ee0 pythondata-software-compiler_rt (2020.04-5-g7cfcaed2)
mateusz-holenko added a commit to antmicro/litex-buildenv that referenced this issue Jul 21, 2020
 * litedram changed from edd5e0e to f51052f
    * f51052f - core/controller: fix burst_length regression introduced by timvideos#206. <Florent Kermarrec>
    * c4ac887 - Merge pull request timvideos#206 from antmicro/jboc/gensdrphy <enjoy-digital>
    * 2c5fc66 - phy/gensdrphy: fix problems with half-rate phy, tested on minispartan6 <Jędrzej Boczar>
    * 7f55e2e - phy/gensdrphy: add half-rate PHY <Jędrzej Boczar>

 * liteeth changed from dbe15f1 to 792013a
    * 792013a - mac/sram: avoid asynchronous read port on LiteEthMACSRAMReader (fix the resource usage issue identified in timvideos#43). <Florent Kermarrec>
    * 1d76d02 - frontend: rename tty to stream (tty was too specific since modules can be used for any kind of data stream). <Florent Kermarrec>

 * litepcie changed from 5668679 to 0b6a4bb
    * 0b6a4bb - software/kernel/main: enable up to 8 dma channels. <Florent Kermarrec>
    * f106f74 - software/user/litepcie_util: reset dma_test errors to 0 on each loop. <Florent Kermarrec>
    * 4d506fb - litepcie_gen: remove CSR software reset (no longer handled by software. <Florent Kermarrec>
    * f258b88 - phy/ultrascale: fix padding on s_axis_cc_header0 (requesterid was shifted by 1-bit). <Florent Kermarrec>
    * ccdd7a2 - core/msi/LitePCIeMSIX: avoid reserved registers when width > 32. <Florent Kermarrec>

 * litex changed from e7646416 to 9fc488bd
    *   9fc488bd - Merge pull request timvideos#597 from antmicro/jboc/litex-buildenv-add-adapter-fix <enjoy-digital>
    |\
    | * 07bc589c - fix/Vivado: don't instantiate wishbone.Converter in add_adapter when not needed <Jędrzej Boczar>
    * |   b9251950 - Merge pull request timvideos#595 from betrusted-io/master <enjoy-digital>
    |\ \
    | * | 53a567da - wire up missing register bits. <bunnie>
    * | |   87d7f6e7 - Merge pull request timvideos#598 from sergachev/master <enjoy-digital>
    |\ \ \
    | |_|/
    |/| |
    | * | 8656ea9b - interconnect/csr_bus: fix paged access warning <Ilia Sergachev>
    |/ /
    * | 4a18b828 - software/liblitesdcard/spisdcard: remove optimization on receive_block (not working on all configs) and increase max clk_freq to 20MHz. <Florent Kermarrec>
    * | 100aa5a4 - soc/cores/spi/SPIMaster: rewrite/simplify. - Make sure MOSI is latched on start, MISO is stable during Xfer (last value). - Allow clk_divider down to 2. - improve test errors reporting with hex() on AssertEqual. <Florent Kermarrec>
    |/
    * 63c19ff4 - liblitesdcard/spisdcard: update comments. <Florent Kermarrec>
    * 1f34f6ef - soc/cores/spi: make sure done and miso are synchronous. <Florent Kermarrec>
    * 754f140a - spisdcard: revert to 8-bit SPI, optimize spisdcardreceive_block and reduce clk to 12.5MHz for now. <Florent Kermarrec>
    * 8143f1a0 - soc/cores/spi: make sure miso is stable during xfer. <Florent Kermarrec>
    * ac35e158 - bios/boot: add bootargs support on netboot/sdcardboot to optionally specify r1/r2/r3/addr. <Florent Kermarrec>
    *   ee4b1d81 - Merge pull request timvideos#594 from antmicro/jboc/axi-lite <enjoy-digital>
    |\
    | * 229da572 - soc/interconnect/axi: propagate response errors in AXILiteDownConverter <Jędrzej Boczar>
    | * 93bcc94b - soc/interconnect/axi: implement AXILite down-converter <Jędrzej Boczar>
    * | 21c48eed - Merge pull request timvideos#593 from antmicro/jboc/axi-lite <enjoy-digital>
    |\|
    | * 0be607da - soc/integration: revert `bus` argument for add_ram/add_rom <Jędrzej Boczar>
    | * 2700ec3c - soc/integration: use AXILiteConverter (dummy implementation) in add_adapter() <Jędrzej Boczar>
    | * f3072d49 - soc/interconnect/axi: add connect methods for convenience <Jędrzej Boczar>
    | * 78a631f3 - test/axi: add AXILite2CSR and AXILiteSRAM tests <Jędrzej Boczar>
    | * a5be2cd2 - soc/interconnect/axi: improve SRAM/CSR access speed <Jędrzej Boczar>
    | * d8a242d8 - soc/interconnect: add AXILite SRAM <Jędrzej Boczar>
    | * b692b2a3 - soc/interconnect: add AXILite2CSR bridge <Jędrzej Boczar>
    | * 35149c4e - soc/integration: update add_adapter to convert between AXILite/Wishbone <Jędrzej Boczar>
    * |   e12bebb8 - Merge pull request timvideos#592 from antmicro/fix-symbiflow-makefile <enjoy-digital>
    |\ \
    | |/
    |/|
    | * 3f7568de - symbiflow: changed toolchain command names in Makefile <Alessandro Comodi>
    |/
    * 6671eb62 - build/lattice/trellis: set default spimode to None (--spimode not passed to ecppack) as default instead of fast-read. <Florent Kermarrec>
    * ae3c78f6 - build/lattice/trellis: fix spimode typo. <Florent Kermarrec>
    * 7c381dad - Merge pull request timvideos#588 from oskirby/trellis-spimode <enjoy-digital>
    * 0aec5b0f - trellis: Add option to select SPI mode. <Owen Kirby>

 * litex-boards changed from 1f98bc5 to 2ce24df
    * 2ce24df - platforms/genesys2: add internal_vref to 0.750v on bank 34 (DDR3). <Florent Kermarrec>
    * 135c387 - platforms/ulx3s: add assertion for supported devices. <Florent Kermarrec>
    * 851378f - platforms/trellisboard: move ddram_vtt_en. <Florent Kermarrec>
    *   165f9ea - Merge pull request timvideos#91 from antmicro/jboc/gensdrphy <enjoy-digital>
    |\
    | * 02f53e6 - targets/minispartan6: add support for HalfRateGENSDRPHY <Jędrzej Boczar>
    * 82f4553 - Merge pull request timvideos#90 from jersey99/master <enjoy-digital>
    * 44ad902 - platforms/kc705.py: LPC DP0_M2C/C2M diff pair <Vamsi K Vytla>

 * migen changed from 0.6.dev-351-gfa7bed2 to 0.6.dev-354-g7bc4eb1
    * 7bc4eb1 - xilinx: add DDRInput for Spartan6 (timvideos#214) <Thomas Spurden>
    * 731c192 - metlino: add SFP CTL pins <Harry Ho>
    * 12e7ba6 - Fix Si5324 reset. <Paweł Kulik>

Full submodule status
--
 2942d0652a89646c5225bee15dd55cc3b0871766 VexRiscv (1.0.1-417-g2942d06)
 3a6108a75be356a3dc53760d22782f1323248b6b edid-decode (heads/master)
 3a06aa84b62ad24467fb0d2c6ceddf565e9ea447 flash_proxies (heads/master)
 f51052f8b737156d1e257eff7cd3259cb56d0d1b litedram (2020.04-69-gf51052f)
 792013a1756ea50608726ee86989ec38cfc35a8b liteeth (2020.04-21-g792013a)
 6fdd02058fba29008c90b162e0ef707dce15ebeb liteiclink (2020.04)
 0b6a4bb6e742fd4de38d7ca3674f91acc5985b35 litepcie (2020.04-56-g0b6a4bb)
 b36d3a33fbbfcffdb77a7a9e05bc8121387858d3 litesata (2020.04-1-gb36d3a3)
 15179cb46f68bff1679631a8bade6f7e1607a40a litescope (2020.04-2-g15179cb)
 7457a29b1a47fe15e81fa37f3bbdd510788f1d53 liteusb (heads/master)
 41f30143075ece3fff5c33a332ed067d1837cbb3 litevideo (2020.04)
 9fc488bdf670c69193a6fa14e5f0c218db8b0ffe litex (2020.04-492-g9fc488bd)
 2ce24df76dda20cff9ac40c334300d5dc1311d60 litex-boards (2020.04-132-g2ce24df)
 f1792587a9b50732578e0166cb5d1d83b126cfa6 litex-renode (remotes/origin/HEAD)
 7bc4eb1387b39159a74c1dbd1b820728e0bfbbaa migen (0.6.dev-354-g7bc4eb1)
 8f5a253b22cd4ebcd56304a3662f4c70e3b34ed5 nmigen (v0.1-69-g8f5a253)
 48333804e40c7c9c1c8d5b2e70ba75f4b646d8f0 pythondata-cpu-lm32 (2020.04-5-g4833380)
 4731142284cf87e89b21fb35ceff1139f2f89227 pythondata-cpu-minerva (heads/master)
 af561171f5fc8c684537897f12ef0f429e38624b pythondata-cpu-mor1kx (2020.04-5-gaf56117)
 88974894c800ee2e827db47865e0611a07ff40d7 pythondata-cpu-picorv32 (2020.04-5-g8897489)
 654057b2f5cec0f9fc99487dff67861f76fcbe7e pythondata-cpu-vexriscv (2020.04-7-g654057b)
 7cfcaed2e726027fd622650b58dd77e47c495ee0 pythondata-software-compiler_rt (2020.04-5-g7cfcaed2)
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging a pull request may close this issue.

2 participants