add cpu-design-part1-riscv-instruction

Signed-off-by: Zhangjin Wu <falcon@tinylab.org>
tinyclub · Jul 11, 2023 · 0513943 · 0513943
1 parent 6e3efae
commit 0513943
Show file tree

Hide file tree

Showing 107 changed files with 1,496 additions and 0 deletions.
diff --git a/_posts/2023-07-11-18-27-54-cpu-design-part1-riscv-instruction.md b/_posts/2023-07-11-18-27-54-cpu-design-part1-riscv-instruction.md
diff --git a/...t/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part1/202206292036290.png b/...t/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part1/202206292036290.png
diff --git a/...t/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part1/202206292037473.png b/...t/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part1/202206292037473.png
diff --git a/...t/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part1/202206292037659.png b/...t/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part1/202206292037659.png
diff --git a/...t/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part1/202206292038202.png b/...t/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part1/202206292038202.png
diff --git a/...t/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part1/202206292038409.png b/...t/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part1/202206292038409.png
diff --git a/...t/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part1/202206292040276.png b/...t/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part1/202206292040276.png
diff --git a/...t/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part1/202206292134225.png b/...t/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part1/202206292134225.png
diff --git a/...t/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part1/202206292135903.png b/...t/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part1/202206292135903.png
diff --git a/...t/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part1/202206292138925.png b/...t/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part1/202206292138925.png
diff --git a/...t/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part1/202206292146730.png b/...t/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part1/202206292146730.png
diff --git a/...t/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part1/202206292148598.png b/...t/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part1/202206292148598.png
diff --git a/...t/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part1/202206292149254.png b/...t/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part1/202206292149254.png
diff --git a/...t/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part1/202206301358899.png b/...t/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part1/202206301358899.png
diff --git a/...t/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part1/202206301526678.png b/...t/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part1/202206301526678.png
diff --git a/...t/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part1/202206301541544.png b/...t/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part1/202206301541544.png
diff --git a/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part1/38译码器.png b/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part1/38译码器.png
diff --git a/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part1/64多选器.png b/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part1/64多选器.png
diff --git a/...ent/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part1/CommonDataBus.png b/...ent/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part1/CommonDataBus.png
diff --git a/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part1/D触发器.png b/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part1/D触发器.png
diff --git a/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part1/D触发器时序.png b/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part1/D触发器时序.png
diff --git a/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part1/D锁存器.png b/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part1/D锁存器.png
diff --git a/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part1/D锁存器时序.png b/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part1/D锁存器时序.png
diff --git a/...2/03/riscv-linux/images/riscv_cpu_design/part1/Snipaste_2022-07-01_12-50-36.png b/...2/03/riscv-linux/images/riscv_cpu_design/part1/Snipaste_2022-07-01_12-50-36.png
diff --git a/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part1/add.png b/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part1/add.png
diff --git a/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part1/deleg.png b/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part1/deleg.png
diff --git a/...ploads/2022/03/riscv-linux/images/riscv_cpu_design/part1/exception_priority.png b/...ploads/2022/03/riscv-linux/images/riscv_cpu_design/part1/exception_priority.png
diff --git a/...s/2022/03/riscv-linux/images/riscv_cpu_design/part1/image-20220629203455143.png b/...s/2022/03/riscv-linux/images/riscv_cpu_design/part1/image-20220629203455143.png
diff --git a/...s/2022/03/riscv-linux/images/riscv_cpu_design/part1/image-20220629203515292.png b/...s/2022/03/riscv-linux/images/riscv_cpu_design/part1/image-20220629203515292.png
diff --git a/...s/2022/03/riscv-linux/images/riscv_cpu_design/part1/image-20220701154420567.png b/...s/2022/03/riscv-linux/images/riscv_cpu_design/part1/image-20220701154420567.png
diff --git a/...s/2022/03/riscv-linux/images/riscv_cpu_design/part1/image-20220701160000855.png b/...s/2022/03/riscv-linux/images/riscv_cpu_design/part1/image-20220701160000855.png
diff --git a/...s/2022/03/riscv-linux/images/riscv_cpu_design/part1/image-20220701161217732.png b/...s/2022/03/riscv-linux/images/riscv_cpu_design/part1/image-20220701161217732.png
diff --git a/...s/2022/03/riscv-linux/images/riscv_cpu_design/part1/image-20220701164558893.png b/...s/2022/03/riscv-linux/images/riscv_cpu_design/part1/image-20220701164558893.png
diff --git a/...s/2022/03/riscv-linux/images/riscv_cpu_design/part1/image-20220704152156216.png b/...s/2022/03/riscv-linux/images/riscv_cpu_design/part1/image-20220704152156216.png
diff --git a/...s/2022/03/riscv-linux/images/riscv_cpu_design/part1/image-20220704160712068.png b/...s/2022/03/riscv-linux/images/riscv_cpu_design/part1/image-20220704160712068.png
diff --git a/...s/2022/03/riscv-linux/images/riscv_cpu_design/part1/image-20220704201253178.png b/...s/2022/03/riscv-linux/images/riscv_cpu_design/part1/image-20220704201253178.png
diff --git a/...s/2022/03/riscv-linux/images/riscv_cpu_design/part1/image-20220707145631097.png b/...s/2022/03/riscv-linux/images/riscv_cpu_design/part1/image-20220707145631097.png
diff --git a/...s/2022/03/riscv-linux/images/riscv_cpu_design/part1/image-20220707194824502.png b/...s/2022/03/riscv-linux/images/riscv_cpu_design/part1/image-20220707194824502.png
diff --git a/...s/2022/03/riscv-linux/images/riscv_cpu_design/part1/image-20220707201610137.png b/...s/2022/03/riscv-linux/images/riscv_cpu_design/part1/image-20220707201610137.png
diff --git a/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part1/jump-inst.png b/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part1/jump-inst.png
diff --git a/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part1/mcause.png b/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part1/mcause.png
diff --git a/...tent/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part1/mcause_value.png b/...tent/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part1/mcause_value.png
diff --git a/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part1/mepc.png b/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part1/mepc.png
diff --git a/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part1/mstatus.png b/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part1/mstatus.png
diff --git a/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part1/mtvec.png b/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part1/mtvec.png
diff --git a/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part1/register.png b/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part1/register.png
diff --git a/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part1/register.svg b/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part1/register.svg
diff --git a/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part1/sstatus.png b/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part1/sstatus.png
diff --git a/...t/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part1/upper-immediate.png b/...t/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part1/upper-immediate.png
diff --git a/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part1/同步时序逻辑设计.png b/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part1/同步时序逻辑设计.png
diff --git a/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part1/多选器.png b/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part1/多选器.png
diff --git a/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part1/数据类型.svg b/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part1/数据类型.svg
diff --git a/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part1/时钟.png b/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part1/时钟.png
diff --git a/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part1/真值表.png b/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part1/真值表.png
diff --git a/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part1/触发器的时序.png b/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part1/触发器的时序.png
diff --git a/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part1/门电路.png b/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part1/门电路.png
diff --git a/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/ALU.png b/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/ALU.png
diff --git a/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/ALU框架.png b/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/ALU框架.png
diff --git a/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/FPGA开发板选择.png b/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/FPGA开发板选择.png
diff --git a/...ntent/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/GTKWave启动界面.png b/...ntent/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/GTKWave启动界面.png
diff --git a/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/OF.png b/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/OF.png
diff --git a/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/PLL.png b/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/PLL.png
diff --git a/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/PLL配置输入.png b/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/PLL配置输入.png
diff --git a/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/PLL配置输出.png b/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/PLL配置输出.png
diff --git a/...nt/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/RV-inst-format.png b/...nt/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/RV-inst-format.png
diff --git a/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/VIO.png b/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/VIO.png
diff --git a/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/VIO添加调试核.png b/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/VIO添加调试核.png
diff --git a/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/VIO硬件赋值.png b/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/VIO硬件赋值.png
diff --git a/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/VIO端口宽度配置.png b/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/VIO端口宽度配置.png
diff --git a/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/VIO端口数量.png b/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/VIO端口数量.png
diff --git a/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/VIO端口数量配置.png b/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/VIO端口数量配置.png
diff --git a/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/VIO调试界面.png b/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/VIO调试界面.png
diff --git a/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/VIO输入宽度.png b/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/VIO输入宽度.png
diff --git a/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/VIO输出宽度.png b/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/VIO输出宽度.png
diff --git a/...ontent/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/Vivado起始界面.png b/...ontent/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/Vivado起始界面.png
diff --git a/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/ila.png b/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/ila.png
diff --git a/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/ila波形界面.png b/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/ila波形界面.png
diff --git a/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/ila端口宽度.png b/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/ila端口宽度.png
diff --git a/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/ila端口配置.png b/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/ila端口配置.png
diff --git a/...cv_cpu_design/part2/mermaid-cpu-design-analysis-and-main-module-implement-1.png b/...cv_cpu_design/part2/mermaid-cpu-design-analysis-and-main-module-implement-1.png
diff --git a/...ontent/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/opcode-map.png b/...ontent/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/opcode-map.png
diff --git a/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/reg仿真.png b/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/reg仿真.png
diff --git a/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/二进制编码.png b/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/二进制编码.png
diff --git a/...ontent/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/二进制编码和补码等价.png b/...ontent/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/二进制编码和补码等价.png
diff --git a/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/五大组成部分.png b/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/五大组成部分.png
diff --git a/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/仿真1.png b/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/仿真1.png
diff --git a/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/仿真2.png b/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/仿真2.png
diff --git a/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/保存约束文件.png b/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/保存约束文件.png
diff --git a/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/减法.png b/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/减法.png
diff --git a/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/加法.png b/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/加法.png
diff --git a/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/加法器.png b/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/加法器.png
diff --git a/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/寄存器组.png b/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/寄存器组.png
diff --git a/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/寄存器组内部.png b/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/寄存器组内部.png
diff --git a/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/建立工程总览.png b/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/建立工程总览.png
diff --git a/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/数据通路.png b/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/数据通路.png
diff --git a/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/新建工程引导.png b/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/新建工程引导.png
diff --git a/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/添加RTL源文件.png b/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/添加RTL源文件.png
diff --git a/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/添加设计文件界面.png b/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/添加设计文件界面.png
diff --git a/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/烧入开发板.png b/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/烧入开发板.png
diff --git a/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/生成IP核.png b/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/生成IP核.png
diff --git a/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/管脚分配.png b/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/管脚分配.png
diff --git a/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/综合完成.png b/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/综合完成.png
diff --git a/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/补码.png b/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/补码.png
diff --git a/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/连接开发板.png b/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/连接开发板.png
diff --git a/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/配置IP核.png b/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/配置IP核.png
diff --git a/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/项目名称设定.png b/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/项目名称设定.png
diff --git a/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/项目类型设定.png b/wp-content/uploads/2022/03/riscv-linux/images/riscv_cpu_design/part2/项目类型设定.png