Skip to content

Conversation

osresearch
Copy link
Contributor

Preliminary support for the ULX3S ECP5 fpga dev board. I wasn't able to make it work with the USB serial device in master, but it works fine with the split clock one in #40

The bootstrap procedure to install the firmware and configure it needs more documentation. Sample JSON files are included.

smunaut and others added 26 commits January 18, 2019 13:19
icecube doesn't care about init values, but yosys does and you can't
satisfy them with HW RAM module.

So here we remove all the init values and we make sure the reads are
not dependent on the reset line

Signed-off-by: Sylvain Munaut <tnt@246tNt.com>
Signed-off-by: Sylvain Munaut <tnt@246tNt.com>
…atches

If you don't assign all 'reg's in a process, this effectively describes
a latch, and the HW doesn't have any HW latches which leads yosys to create
a logic loop, which is definitely not good in FPGA !

Signed-off-by: Sylvain Munaut <tnt@246tNt.com>
@mithro
Copy link
Collaborator

mithro commented Jul 6, 2019

@osresearch - FYI There isn't much work going into this bootloader at the moment. Most people have moved over to the ValentyUSB / Foboot stuff that @xobs is working on.

@osresearch
Copy link
Contributor Author

Just flashed a brand new board and found a few issues in the documentation. Updated it as well as fixed the return code from security page write.

@osresearch osresearch marked this pull request as ready for review August 29, 2019 11:59
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

3 participants