Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

[OPTIMIZER] Adjusted heuristics #1001

Merged
merged 4 commits into from
Dec 21, 2022

Conversation

ptillet
Copy link
Collaborator

@ptillet ptillet commented Dec 21, 2022

No description provided.

@ptillet ptillet merged commit 19d1831 into triton-mlir Dec 21, 2022
@ptillet ptillet deleted the phil/triton-mlir-adjusted-heuristics branch December 21, 2022 08:32
ZzEeKkAa pushed a commit to ZzEeKkAa/triton that referenced this pull request Aug 5, 2024
…tel SPIR-V Extension (triton-lang#1074)

Related to issue triton-lang#1001.

This pass is already lowering `arith::TruncFOp` and `arith::ExtFOp`, so
there was the original suggesting of lowering to arith operators didn't
make sense, but I have replace most of the bit operations with calls to
an Intel SPIR-V extension that translates to a MOV instruction in vISA.
I couldn't remove the round to zero mode of `convertFp32ToBf16`, since
the extension only supports round to closest even. The code that calls
`convertFp32ToBf16` uses round to closest even by default, so that's
fine.
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

1 participant