Skip to content

Issues: tum-ei-eda/M2-ISA-R

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

8 Open 11 Closed
8 Open 11 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

m2isar.backends.etiss.instruction_writer: Generatation of literals > 64bit
#26 opened Apr 4, 2024 by PhilippvK
2
Generate ETISS VirtualStruct for all registers
#20 opened Sep 12, 2022 by wysiwyng
@PhilippvK
1
Left-hand indexing not supported
#19 opened Jul 6, 2022 by PhilippvK
1
return statement does not translate PC access correctly bug Something isn't working etiss writer Issues concerning the ETISS writer backend module
#17 opened Jun 3, 2022 by wysiwyng
PC access in functions does not yield correct results bug Something isn't working etiss writer Issues concerning the ETISS writer backend module
#16 opened Jun 3, 2022 by wysiwyng
4
Type casting bug Something isn't working coredsl2 model transform Issues concerning the CoreDSL 2 model transformer coredsl2 parser Issues concerning the CoreDSL 2 parser etiss writer Issues concerning the ETISS writer backend module
#14 opened May 23, 2022 by IvanGavrilan
1
Sliced width is ignored during concatenation
#12 opened Mar 24, 2022 by togulcan
2
Overflow dropping in summation operation
#10 opened Mar 21, 2022 by togulcan
2
ProTip! Find all open issues with in progress development work with linked:pr.