Skip to content

Commit

Permalink
Re-add line on updated Makefrag
Browse files Browse the repository at this point in the history
  • Loading branch information
abejgonzalez committed Feb 4, 2019
1 parent fc06c90 commit d01e38e
Showing 1 changed file with 3 additions and 0 deletions.
3 changes: 3 additions & 0 deletions README.md
Original file line number Diff line number Diff line change
Expand Up @@ -409,3 +409,6 @@ the `example` project, change the final line in build.sbt to the following.
```scala
lazy val example = (project in file(".")).settings(commonSettings).dependsOn(testchipip, yourproject)
```

Finally, add `yourproject` to the `PACKAGES` variable in the `Makefrag`. This will allow make to detect
that your source files have changed when building the verilog/firrtl files.

0 comments on commit d01e38e

Please sign in to comment.