Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

backend: add RegisterConstraints and use in riscv backend #2930

Merged
merged 2 commits into from
Jul 23, 2024

Conversation

superlopuh
Copy link
Member

This is required for some of the vector operations in riscv that reuse the rd register as an operand.

@superlopuh superlopuh added the backend Compiler backend in xDSL label Jul 23, 2024
@superlopuh superlopuh self-assigned this Jul 23, 2024
Copy link

codecov bot commented Jul 23, 2024

Codecov Report

All modified and coverable lines are covered by tests ✅

Project coverage is 89.93%. Comparing base (cb5b114) to head (67db5ff).

Additional details and impacted files
@@           Coverage Diff           @@
##             main    #2930   +/-   ##
=======================================
  Coverage   89.92%   89.93%           
=======================================
  Files         405      406    +1     
  Lines       50597    50646   +49     
  Branches     7823     7826    +3     
=======================================
+ Hits        45497    45546   +49     
  Misses       3868     3868           
  Partials     1232     1232           

☔ View full report in Codecov by Sentry.
📢 Have feedback on the report? Share it here.

@superlopuh superlopuh merged commit d500729 into main Jul 23, 2024
10 checks passed
@superlopuh superlopuh deleted the sasha/backend/register-allocatable-op branch July 23, 2024 12:46
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
backend Compiler backend in xDSL
Projects
Status: Done
Development

Successfully merging this pull request may close these issues.

2 participants