Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

FPGA UART test cases addition with 7 and 9 bits data length #12615

Merged
merged 6 commits into from
Jun 10, 2020

FPGA UART test: disable 7 bits test for K64F

1a64d6e
Select commit
Loading
Failed to load commit list.
Merged

FPGA UART test cases addition with 7 and 9 bits data length #12615

FPGA UART test: disable 7 bits test for K64F
1a64d6e
Select commit
Loading
Failed to load commit list.

Workflow runs completed with no jobs